CN101754590B - Circuit board manufacturing method with built-in passive components - Google Patents
Circuit board manufacturing method with built-in passive components Download PDFInfo
- Publication number
- CN101754590B CN101754590B CN2008101859676A CN200810185967A CN101754590B CN 101754590 B CN101754590 B CN 101754590B CN 2008101859676 A CN2008101859676 A CN 2008101859676A CN 200810185967 A CN200810185967 A CN 200810185967A CN 101754590 B CN101754590 B CN 101754590B
- Authority
- CN
- China
- Prior art keywords
- base material
- circuit board
- built
- circuit
- passive components
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 26
- 238000000034 method Methods 0.000 claims abstract description 40
- 239000003989 dielectric material Substances 0.000 claims abstract description 17
- 239000000463 material Substances 0.000 claims description 61
- 239000010410 layer Substances 0.000 claims description 31
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 18
- 229910052802 copper Inorganic materials 0.000 claims description 18
- 239000010949 copper Substances 0.000 claims description 18
- 238000003825 pressing Methods 0.000 claims description 7
- 239000011229 interlayer Substances 0.000 claims description 3
- 235000015110 jellies Nutrition 0.000 claims 6
- 239000008274 jelly Substances 0.000 claims 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims 2
- 239000000919 ceramic Substances 0.000 claims 2
- 239000006071 cream Substances 0.000 claims 2
- 238000002844 melting Methods 0.000 claims 2
- 230000008018 melting Effects 0.000 claims 2
- 239000000758 substrate Substances 0.000 abstract description 39
- 238000005516 engineering process Methods 0.000 abstract description 12
- 239000000853 adhesive Substances 0.000 abstract description 6
- 230000001070 adhesive effect Effects 0.000 abstract description 6
- 238000005553 drilling Methods 0.000 abstract description 5
- 239000002994 raw material Substances 0.000 abstract description 5
- 238000010030 laminating Methods 0.000 abstract description 3
- 229910000679 solder Inorganic materials 0.000 abstract description 2
- 239000003985 ceramic capacitor Substances 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000009713 electroplating Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
Images
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
技术领域 technical field
本发明是关于一种电路板制造方法,尤指一种在电路板中内置被动元件的制造方法。 The invention relates to a manufacturing method of a circuit board, in particular to a manufacturing method of a built-in passive element in the circuit board. the
背景技术 Background technique
由于电子产品的电路构造越来越精密,功能越来越多,但对于缩小体积的要求却不曾改变的状况下,而为了满足是项要求,除了电路板必须改变为多层板形式外,许多电子元件被要求在电路板工艺中整合于电路板的多层构造中,以进一步提高电路的密度。 As the circuit structure of electronic products is becoming more and more sophisticated and has more and more functions, but the requirement for reducing the volume has not changed. In order to meet this requirement, in addition to the circuit board must be changed to a multi-layer board, many Electronic components are required to be integrated in the multi-layer structure of the circuit board in the circuit board process to further increase the density of the circuit. the
如申请人先前提申并获准专利的中国台湾公告第395145号“平板式电阻电容及其制造方法(二)”发明专利案及中国台湾公告第421979号“内建指状平板式电容电阻及其制造方法(一)”发明专利案等,均是在电路板工艺中配合印刷高电阻是数导电层的技术以便在电路板中内建电阻。此种配合印刷特殊材料的工艺尽管技术单纯,但由于特殊材料的供应受限于特定厂商,故原料的供应并不稳定,且材料成本昂贵。 If the applicant previously applied for and was granted a patent, China Taiwan Announcement No. 395145 "Plate Type Resistor Capacitor and Its Manufacturing Method (2)" Invention Patent Case and China Taiwan Announcement No. 421979 "Built-in Fingered Plate Capacitor Resistance and Its "Manufacturing method (1)" invention patent cases, etc., all use the technology of printing high-resistance conductive layers in the circuit board process to build resistance in the circuit board. Although the technique of printing special materials is simple, the supply of special materials is limited to specific manufacturers, so the supply of raw materials is not stable, and the cost of materials is expensive. the
又目前亦有直接采用来源不虞匮乏的被动元件成品,将其内置在电路板中的工艺技术,例如“导电膏穿刺法”,其工艺步骤是如以下所述: At present, there is also a process technology that directly adopts the finished product of passive components with abundant sources and builds them into the circuit board, such as the "conductive paste puncture method". The process steps are as follows:
首先如图6A所示,主要是在一铜皮701上利用特殊的导电膏印刷形成一种尖锥状的导通柱702,接着与一介电层703及一另一铜皮704进行压合(如图6B所示),再利用上下层铜皮701、704分别制作线路705、706,并通过刺穿介电层703的导通柱702构成导通(如图6C所示),由此构成一第一基材71。
First, as shown in FIG. 6A , a tapered
接着再以特殊导电膏于前述第一基材71上印刷尖锥状的导通柱707,并在第一基材71上放置电容73(如图6D所示),且进一步与一第二基材 72进行压合(如图6E所示),在压合的过程中,第一基材71上的导通柱707除将与电容73构成电接触外,部分导通柱707亦将与第二基材72上的线路构成电连接(如图6F所示)。
Then use a special conductive paste to print a tapered
前述工艺技术是配合导电膏印刷技术将被动元件成品(电容)内置于电路板中,由于电容成品供应无虞,故具有原料供应稳定的优点。但据以印刷形成导通柱的导电膏是一特殊材料,亦仅由特定厂商供应,故仍然无法避免供料不稳定、原料成本昂贵等问题,且工艺技术亦较为复杂。 The above-mentioned process technology is to use the conductive paste printing technology to build the finished passive component (capacitor) into the circuit board. Since the supply of the finished capacitor is safe, it has the advantage of stable raw material supply. However, the conductive paste that is printed to form the via column is a special material and is only supplied by a specific manufacturer, so problems such as unstable material supply and high cost of raw materials cannot be avoided, and the process technology is relatively complicated. the
发明内容 Contents of the invention
由上述可知,为将部分被动元件内置于电路板的多层构造中以提高电路的密度,就既有技术而言,可采取印刷法、导电膏穿刺法等,但其同时存在材料成本高、供货不稳或工艺技术复杂等问题,故有待进一步检讨,并谋求可行的解决方案。 It can be seen from the above that in order to build part of the passive components into the multilayer structure of the circuit board to increase the density of the circuit, as far as the prior art is concerned, printing methods, conductive paste puncturing methods, etc. can be used, but at the same time there are high material costs, Problems such as unstable supply or complicated process technology need to be further reviewed and feasible solutions must be sought. the
因此,本发明主要目的在提供一种内置被动元件的电路板制造方法,其具有原料成本低廉,供货稳定等优点,从而有效解决既有内置被动元件工艺的问题。 Therefore, the main purpose of the present invention is to provide a circuit board manufacturing method with built-in passive components, which has the advantages of low raw material cost and stable supply, thereby effectively solving the problems of existing built-in passive component technology. the
为达成前述目的采取的主要技术手段是令前述方法包括下列步骤: The main technical means adopted for achieving the aforementioned purpose is to make the aforementioned method include the following steps:
提供一第一基材及一第二基材,该第一、第二基材主要是分别于一介电层的一面上设有一铜皮,其另一面则形成有线路,该线路是通过介电层上的层间导通与铜皮构成导通; A first base material and a second base material are provided, the first base material and the second base material are mainly provided with a copper skin on one side of a dielectric layer respectively, and a circuit is formed on the other side, and the circuit is passed through the dielectric layer. The interlayer conduction on the electrical layer forms conduction with the copper skin;
在前述第一基材上放置被动元件,并使被动元件与第一基材上的线路构成电连接; Placing passive components on the aforementioned first substrate, and making the passive components electrically connected to the circuit on the first substrate;
提供一板状的介电材料,该介电材料上形成有一个以上的开孔,该开孔是对应于第一基材上的被动元件; providing a plate-shaped dielectric material, the dielectric material is formed with more than one opening, and the opening corresponds to the passive element on the first substrate;
令前述介电材料及第二基材依序叠合于第一基材上,并进行压合,其中第一基材上的被动元件是位于介电材料的开孔间; Laminating the aforementioned dielectric material and the second base material on the first base material in sequence, and performing pressing, wherein the passive element on the first base material is located between the openings of the dielectric material;
利用第一、第二基材外侧上的铜皮制作外层线路; Utilizing the copper skin on the outer side of the first and second base materials to make the outer layer circuit;
对前述由第一基材、介电材料及第二基材所构成的叠合构造进行钻孔,并制作导通孔,以电连接第一、第二基材上的线路;至此即可构成一内置被动元件的电路板。 Drill holes in the above-mentioned laminated structure composed of the first substrate, the dielectric material and the second substrate, and make via holes to electrically connect the circuits on the first and second substrates; A circuit board with built-in passive components. the
利用前述工艺技术除可制成内置被动元件的电路板外,由于是采用现成的被动元件产品,配合压合作业、薄板蚀刻、薄板电镀等技术,即可完成制作内置有被动元件的电路板,其具备供货来源稳定、成本低,工艺效率高等优点。 In addition to making circuit boards with built-in passive components using the above-mentioned process technology, because of the use of off-the-shelf passive component products, combined with pressing operations, thin plate etching, thin plate electroplating and other technologies, the production of circuit boards with built-in passive components can be completed. It has the advantages of stable supply source, low cost and high process efficiency. the
附图说明Description of drawings
有关本发明的特征与实作,以下配合附图及较佳实施例详细说明如后,其中: Relevant features and implementation of the present invention, below in conjunction with accompanying drawing and preferred embodiment describe in detail as follows, wherein:
图1A、图1B是本发明一较佳实施例制作基材的工艺示意图。 FIG. 1A and FIG. 1B are schematic diagrams of a process for fabricating a substrate in a preferred embodiment of the present invention. the
图2A-C是本发明一较佳实施例中令被动元件与基材构成电连接的工艺示意图。 2A-C are schematic diagrams of the process of forming an electrical connection between a passive device and a substrate in a preferred embodiment of the present invention. the
图3A-C是本发明一较佳实施例中令被动元件与基材构成电连接的工艺示意图。 3A-C are schematic diagrams of the process of forming an electrical connection between a passive device and a substrate in a preferred embodiment of the present invention. the
图4A-E是本发明又一较佳实施例制作基材并令基材与被动元件构成电连接的工艺示意图。 4A-E are schematic diagrams of a process for fabricating a substrate and electrically connecting the substrate and passive components according to another preferred embodiment of the present invention. the
图5A-C是本发明一较佳实施例中令被动元件与基材构成电连接的工艺示意图。 5A-C are schematic diagrams of the process of forming an electrical connection between the passive device and the substrate in a preferred embodiment of the present invention. the
图6A-F是既有利用导电膏穿刺法于电路板内置被动元件的工艺步骤示意图。 6A-F are schematic diagrams of conventional process steps for embedding passive components in a circuit board by using the conductive paste piercing method. the
具体实施方式Detailed ways
关于本发明一较佳实施例的工艺步骤,详如以下所述(请配合参阅图1所示): About the processing step of a preferred embodiment of the present invention, detail is as follows (please cooperate and refer to shown in Fig. 1):
提供一第一基材10,该第一基材10主要是于一介电层13的上下两面分别压合有一铜皮11、12(如图1A所示),其中一铜皮11被用来制作成线路110,该介电层13上并形成有导通孔130,使线路110得通过导通孔130与铜皮12构成电连接(如图1B所示),该线路110并包括有元件接点111。
A
于前述第一基材10上放置被动元件,并使被动元件与第一基材10上的线路构成电连接;于本实施例中,该被动元件为一陶瓷电容,其与第一基材10上所设线路110构成电连接的方式可如图2所示:
Place the passive element on the aforementioned
于前述第一基材10的元件接点111上印刷导电胶剂112(如图2A所示),该导电胶剂112可为导电胶或锡膏;
Print a conductive adhesive 112 (as shown in FIG. 2A ) on the
在前述第一基材10已印刷导电胶剂112的元件接点111上放置陶瓷电容30(如图2B所示),该陶瓷电容30两端分别具有一电极31,并分别对应放置于第一基材10上的元件接点111;
A ceramic capacitor 30 (as shown in FIG. 2B ) is placed on the
对前述已放置陶瓷电容30的第一基材10进行烘烤,使导电胶剂112熔融(如图2C所示),进而令陶瓷电容30与第一基材10上的线路110构成电连接;
Bake the aforementioned
接着提供一第二基材20及一具厚度的介电材料40(如图3A所示,该第二基材20具有与第一基材10相同,主要是于一介电层23的一面上压合有一铜皮22,另一面则形成有线路210;又介电材料40尺寸是与第一基材10匹配,其上形成有一个以上的开孔41,该开孔41是对应于第一基材10上的陶瓷电容30;
Then provide a
接着将介电材料40、第二基材20依序叠合在第一基材10上,并令第一基材10上的陶瓷电容30适位于介电材料40的开孔41内,随后对前述三者进行压合,其压合后的构造是如图3B所示;接着利用前述第一、第二基材10、20相对外侧面上的铜皮12、22制作外层线路120、220,并进行钻孔;
Next, the
在钻孔完成后即进行电镀钻孔以形成导通孔42(如图3C所示),利用导通孔42使内层线路110、210及外层线路120、220构成导通。
After the drilling is completed, electroplating drilling is performed to form a via hole 42 (as shown in FIG. 3C ), and the via
经过前述工艺步骤后即可完成一内置被动元件的多层电路板,若须增加电路板的层数或进一步增加的叠层构造中内置被动元件,仅须重复前述步骤即可。 After the foregoing process steps, a multilayer circuit board with built-in passive components can be completed. If it is necessary to increase the number of layers of the circuit board or to further increase the built-in passive components in the laminated structure, it is only necessary to repeat the above steps. the
又请参阅图4所示,是本发明又一较佳实施例,其工艺步骤与前一实施例大致相同,如图4A-图4E是序揭示制作具有激光导通孔130及线路110的第一基材10,经于第一基材10的元件接点111印刷导电胶剂112,并放置陶瓷电容30后即进行烘烤,使陶瓷电容30与第一基材10上的线路110构成电连接。
Please also refer to FIG. 4, which is another preferred embodiment of the present invention, and its process steps are roughly the same as those of the previous embodiment. FIG. 4A-FIG. A
与前一实施例不同处在于:该第一基材10与第二基材20之间是以一芯板(core)50取代介电材料40,其压合前仍是先在芯板50上形成开孔 51(如图5A所示),该开孔51并对应于第一基材10上的陶瓷电容30;接着在接着将芯板50、第二基材20依序叠合在第一基材10上,并令第一基材10上的陶瓷电容30适位于芯板50的开孔51内,随后仍是对前述三者进行压合,压合后的构造是如图5B所示;接着利用前述第一、第二基材10、20相对外侧面上的铜皮12、22制作外层线路120、220,并进行钻孔;
The difference from the previous embodiment is that a
在钻孔完成后即进行电镀钻孔以形成导通孔52(如图5C所示),利用导通孔52使内层线路110、210及外层线路120、220构成导通。
After the drilling is completed, electroplating drilling is performed to form a via hole 52 (as shown in FIG. 5C ), and the via hole 52 is used to make the
由上述可知,本发明各实施例工艺的详细内容,利用该等技术可将电阻或电容等被动元件成品内置于电路板的多层构造中,由于是采用被动元件的成品,就被动元件的取得而言不存在供货的问题,且就工艺技术而言涉入门槛低,可容易进行量产,故可降低制造成本,提高产能效率。 As can be seen from the above, the detailed content of the process of each embodiment of the present invention, using these technologies, the finished products of passive components such as resistors or capacitors can be built into the multi-layer structure of the circuit board. Since the finished products of passive components are used, the acquisition of passive components As far as there is no supply problem, and in terms of process technology, the threshold involved is low, and mass production can be easily carried out, so manufacturing costs can be reduced and production efficiency can be improved. the
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2008101859676A CN101754590B (en) | 2008-12-18 | 2008-12-18 | Circuit board manufacturing method with built-in passive components |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2008101859676A CN101754590B (en) | 2008-12-18 | 2008-12-18 | Circuit board manufacturing method with built-in passive components |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101754590A CN101754590A (en) | 2010-06-23 |
CN101754590B true CN101754590B (en) | 2012-01-11 |
Family
ID=42480732
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2008101859676A Expired - Fee Related CN101754590B (en) | 2008-12-18 | 2008-12-18 | Circuit board manufacturing method with built-in passive components |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101754590B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103906371B (en) * | 2012-12-27 | 2017-09-19 | 碁鼎科技秦皇岛有限公司 | Circuit board with embedded element and preparation method thereof |
CN111371977A (en) * | 2020-03-17 | 2020-07-03 | Oppo广东移动通信有限公司 | Electronic device and camera module thereof |
CN112271170B (en) * | 2020-10-27 | 2024-08-09 | 苏州通富超威半导体有限公司 | Packaging substrate, flip chip packaging structure and manufacturing method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020140540A1 (en) * | 2001-03-28 | 2002-10-03 | Protectronics Technology Corporation | Surface mountable laminated circuit protection device and method of making the same |
US20030024111A1 (en) * | 2001-08-02 | 2003-02-06 | Aem, Inc. | Dot penetration method for inter-layer connections of electronic components |
CN1735318A (en) * | 2004-08-11 | 2006-02-15 | 健鼎科技股份有限公司 | Embedded resistor manufacturing method and printed circuit board with the resistor |
-
2008
- 2008-12-18 CN CN2008101859676A patent/CN101754590B/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020140540A1 (en) * | 2001-03-28 | 2002-10-03 | Protectronics Technology Corporation | Surface mountable laminated circuit protection device and method of making the same |
US20030024111A1 (en) * | 2001-08-02 | 2003-02-06 | Aem, Inc. | Dot penetration method for inter-layer connections of electronic components |
CN1735318A (en) * | 2004-08-11 | 2006-02-15 | 健鼎科技股份有限公司 | Embedded resistor manufacturing method and printed circuit board with the resistor |
Also Published As
Publication number | Publication date |
---|---|
CN101754590A (en) | 2010-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9089082B2 (en) | Printed circuit board with embedded component and method for manufacturing same | |
TWI466606B (en) | Printed circuit board having buried component and method for manufacturing same | |
CN204732406U (en) | Stacked passive device integration apparatus | |
CN103517583B (en) | Multilayer circuit board and preparation method thereof | |
JP2004140018A (en) | Process for producing multilayer board, multilayer board, and mobile apparatus using it | |
CN103379750A (en) | Multilayer circuit board and manufacturing method thereof | |
JP2007013136A (en) | Printed circuit board with built-in parallel chip, and its manufacturing method | |
CN104254213A (en) | Multi-layer circuit board and manufacturing method thereof | |
CN101466205B (en) | How to make a circuit board | |
CN101754590B (en) | Circuit board manufacturing method with built-in passive components | |
JP2008258357A (en) | Rigid flexible board and manufacturing method thereof | |
CN103582322A (en) | Multilayer circuit board and manufacturing method thereof | |
TWI446841B (en) | Device embedded printed circuit board and manufacturing method thereof | |
TWI472273B (en) | Printed circuit board and method for manufacturing same | |
JP2006093439A (en) | Multilayer substrate and its production method | |
CN108156746A (en) | Multilayer circuit board and method for manufacturing same | |
TWI618462B (en) | Method for manufacturing embedded electronic component circuit board with dielectric directly attached | |
CN100459078C (en) | Method for manufacturing substrate | |
TW200930206A (en) | Printed circuit board and method for manufacturing the same | |
KR100734244B1 (en) | Multilayer printed circuit board and its manufacturing method | |
CN102256453B (en) | Multilayer circuit board manufacturing method | |
JP2014049732A (en) | Method for manufacturing wiring board | |
JP2002305376A (en) | Printed wiring board, manufacturing method thereof, and semiconductor device | |
JP5448354B2 (en) | Wiring board and manufacturing method thereof | |
CN112954914A (en) | Manufacturing method of voltage-resistant reinforced printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120111 Termination date: 20161218 |