CN101127522A - Frequency divider - Google Patents
Frequency divider Download PDFInfo
- Publication number
- CN101127522A CN101127522A CNA200710161515XA CN200710161515A CN101127522A CN 101127522 A CN101127522 A CN 101127522A CN A200710161515X A CNA200710161515X A CN A200710161515XA CN 200710161515 A CN200710161515 A CN 200710161515A CN 101127522 A CN101127522 A CN 101127522A
- Authority
- CN
- China
- Prior art keywords
- frequency
- frequency division
- output
- modulus
- input clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The utility model relates to a frequency divider. Two triggers are triggered by an input clock and a reversed-phase input clock respectively. Then one of the triggers is selected by the frequency dividing selector to serve as the frequency output signal. two latches are triggered by the input clock and the reversed-phase input clock respectively and output by one of the two latches by a modulus selector. A modulus logic gate circuit decides whether to conduct N frequency division or (N+0.5) frequency division according to a modulus control signal. A frequency division logic gate circuit receives the output of the modulus logic gate circuit and the reversed-phase frequency dividing output signals. Thus the half cycle of input can be inhibited in each cycle of the frequency dividing output signals in (N + 0.5) frequency mode to produce 0.5 frequency dividing effect. The utility model can be used not only in integer N or non-integer (N + 0.5) frequency division, but also in dynamic setting and changing various N values of frequency divisions.
Description
Technical field
The relevant a kind of frequency divider (frequency divider) of the present invention, particularly a kind of bimodulus (dual-modulus) N/ (N+0.5) frequency divider that is applicable in the phase-locked loop.
Background technology
Phase-locked loop (phase locked loop PLL) generally is used in the modern integrated circuit or system, for example in communication system in order to the clock pulse of synchronous receiver.Fig. 1 shows the calcspar of phase-locked loop.Frequency divider (frequency divider) 10 output frequencies with voltage controlled oscillator (VCO) 12 give frequency division (or frequency reducing).Signal behind frequency division and a reference frequency signal 14 feed back to the detection that phase discriminator (phasedetector) 16 is made phase difference jointly.Signal after detecting mutually feeds back to voltage controlled oscillator 12 its frequencies of control and exports after by a loop filter (loop filter) 18 noise being given filtering.
Above-mentioned frequency divider 10 forms a negative feedback in phase-locked loop, in order to voltage controlled oscillator (VCO) 12 is locked in characteristic frequency.In communication system now, frequency divider 10 also needs to have the function of the multiple frequency of locking, and can switch between these frequencies, makes phase-locked loop can be used as a kind of frequency synthesizer (frequencysynthesizer) and uses.Fig. 2 shows traditional bimodulus (dual-modulus) N/ (N+1) frequency divider, and it can be with frequency divided by N or N+1; Wherein, N is an integer, so this class frequency divider is called integer (integer divider) frequency divider again.Be illustrated as 2/3 frequency divider, the trigger 20 on the left side produces and removes the output of 2 frequencies, and the right trigger 22 then generation removes the output of 3 frequencies.
Fig. 3 shows employed bimodulus (dual-modulus) N/ (N+1) frequency divider in the conventional phase locked loops road, and it comprises bimodulus frequency dividing circuit 30, programmable counter 32 and gulps down counter (swallow counter) 34.The count value of supposing programmable counter 32 is P, and the count value that gulps down counter 34 is S.Wherein, gulp down counter 34 and can revert to Fractional-N frequency, continue counting (P-S) individual frequency division cycle again by programmable counter 32 in having counted S all after date of (N+1) frequency division.Therefore, programmable counter 32 and gulp down counter 34 and finish in the middle of the whole count cycle, the number of pulse wave altogether of input clock pulse CK is:
(N+1)×S+N×(P-S)＝P×N+S...(1)
For complicated now communication system, wireless telecommunication system for example, aforesaid integer frequency divider has not applied and has used.For example, when channel spacing (channel spacing) when being 200kHz (for example gsm system), this means that reference frequency 14 (Fig. 1) can not be greater than 200kHz; Usually, for system stability is considered, the frequency range of loop filter 18 (Fig. 1) can not surpass 1/10th of reference frequency 14.Yet from another point of view, the frequency range of loop filter 18 needs big as much as possible, just can reach phase-locked loop and lock faster.Moreover, if the frequency range of loop filter 18 is bigger, then can reduce the noise of voltage controlled oscillator (VCO) 12.
According to above-mentioned various qualificationss, so there is the people to propose some non-integers (fractional) frequency divider.For example, Fig. 4 A shows the frequency divider that United States Patent (USP) discloses for No. 5729179, it has used counter circuit (COUNTER CIRCUIT) and two kinds of circuit of coincident circuit (COINCIDENCE CIRCUIT), thereby causes circuit structure complexity, expensive and need take bigger circuit area.Another traditional frequency divider of Fig. 4 B illustration is exposed in U.S. patent application case and discloses No. 2007/0147571, and its four latch units (latch) that use level triggers (level triggered) are to constitute 1/1.5 frequency divider; Because the output frequency behind 1/1.5 frequency divider institute frequency division does not obtain the reduction of essence, therefore be serially connected in its (integer) frequency divider afterwards and still must use high frequency divider.
In view of the foregoing invention background, need badly and propose a kind of bimodulus (dual-modulus) N/ (N+0.5) frequency divider, can also can carry out non-integer (N+0.5) frequency division in order to carry out the Integer N frequency division.Moreover, in response to complicated now communication system, a kind of (programmable) able to programme N/ (N+0.5) frequency divider need be proposed also, can dynamically set, change the various N values of frequency division.
Summary of the invention
The present invention proposes a kind of frequency divider, can week to carry out the Integer N frequency division, perhaps non-integer (N+0.5) frequency division.In addition, the present invention also proposes a kind of programmable frequency divider, can dynamically set, change the various N values of frequency division.
According to the embodiment of the invention, the present invention proposes a kind of frequency divider, in order to carry out N/ (N+0.5) frequency division.Two groups of trigger groups are triggered by input clock pulse and anti-phase input clock pulse respectively, select one of them output of trigger group as the frequency division output signal by the frequency division selector again.Two latch units (latch) are triggered by input clock pulse and anti-phase input clock pulse respectively, are selected one of them output of two latch units again by a modulus selector.The modulus logic gates is carried out Fractional-N frequency or (N+0.5) frequency division according to a modulus control signal with decision, and wherein N is a positive integer.The frequency division logic gates receives the output and the anti-phase frequency division output signal of modulus logic gates, in order under (N+0.5) frequency division pattern, suppresses the half period of input clock pulse in each cycle of frequency division output signal, whereby in order to produce 0.5 fen yupin effect.
The present invention provides a kind of frequency divider in addition, comprising: two trigger groups, triggered by input clock pulse and anti-phase input clock pulse respectively, and each this trigger group comprises the trigger of one or more series connection; One frequency division selector, its one of them of output of selecting this two triggers group is as the frequency division output signal; Two latch units are triggered by this input clock pulse and this anti-phase input clock pulse respectively; One modulus selector, it selects this two latch units output one of them; One modulus logic gates, it carries out Fractional-N frequency pattern or (N+0.5) frequency division pattern according to a modulus control signal to determine this frequency division output signal, and wherein N is a positive integer; One frequency division logic gates, it receives the output of this modulus logic gates and this anti-phase frequency division output signal, in order under (N+0.5) frequency division pattern, in each cycle of this frequency division output signal, suppress the half period of this input clock pulse, whereby in order to produce 0.5 fen yupin effect; At least one frequency dividing circuit is serially connected with after this frequency division output signal; And a logic gates, when this frequency dividing circuit reached a specific output, this modulus control signal can input to this modulus logic gates by this logic gates.
The present invention provides a kind of frequency divider in addition, comprising: two trigger groups, triggered by input clock pulse and anti-phase input clock pulse respectively, and each this trigger group comprises the trigger of one or more series connection; One frequency division selector, its one of them of output of selecting this two triggers group is as the frequency division output signal; Two latch units are triggered by this input clock pulse and this anti-phase input clock pulse respectively; One modulus selector, it selects this two latch units output one of them; One modulus logic gates, it carries out Fractional-N frequency pattern or (N+0.5) frequency division pattern according to a modulus control signal to determine this frequency division output signal, and wherein N is a positive integer; One frequency division logic gates, it receives the output of this modulus logic gates and this anti-phase frequency division output signal, in order under (N+0.5) frequency division pattern, in each cycle of this frequency division output signal, suppress the half period of this input clock pulse, whereby in order to produce 0.5 fen yupin effect; And a plurality of selectors able to programme, in order to these a plurality of triggers of indirect series connection, in feasible respectively this trigger group, (n-2) individual selector able to programme receives the output of (n-1) individual trigger, and the output that receives (n-2) individual trigger, the output Y of this (n-2) individual selector able to programme is connected to the input of (n-1) individual trigger, wherein, n is a positive integer again.
The various N values of frequency division also can dynamically be set, be changed to frequency divider of the present invention can in order to carry out Integer N or non-integer (N+0.5) frequency division.
Description of drawings
Fig. 1 shows the calcspar of phase-locked loop.
Fig. 2 shows a traditional bimodulus (dual-modulus) 2/3 frequency divider.
Fig. 3 shows employed bimodulus N/ (N+1) frequency divider in the conventional phase locked loops road.
Fig. 4 A, Fig. 4 B show traditional non-integer (fractional) frequency divider.
Fig. 5 shows bimodulus N/ (N+0.5) frequency divider of the embodiment of the invention.
Fig. 6 A shows 2/2.5 frequency divider of the embodiment of the invention.
The waveform of each signal among Fig. 6 B displayed map 6A.
Fig. 7 A shows 4/4.5 frequency divider of the embodiment of the invention.
The waveform of each signal among Fig. 7 B displayed map 7A.
Fig. 8 shows 8/8.5 frequency divider of another embodiment of the present invention.
Fig. 9 shows (programmable) able to programme bimodulus N/ (N+0.5) frequency divider according to the embodiment of the invention.
Embodiment
Fig. 5 shows bimodulus (dual-modulus) frequency divider of the embodiment of the invention, and its applicable (but not limiting) in order to carry out the Integer N frequency division, perhaps non-integer (N+0.5) frequency division is collectively referred to as N/ (N+0.5) frequency division in phase-locked loop (PLL).
Frequency divider shown in Figure 5 mainly comprises frequency dividing circuit 50 and control switching circuit 52.Frequency dividing circuit 50 includes two trigger groups---the first trigger group 501A, the second trigger group 501B (using D flip-flop in the present embodiment); Each trigger group 501A, 501B comprise trigger (D flip flop, DFF) (as the flip-flops in series of the k in graphic) of one or more series connection again.In the present embodiment, the trigger of this k series connection is " directly " series connection, anticipates promptly, and the front and back adjacent flip-flops is by the direct electrical couplings of lead, and the output Q of last trigger couples directly to the input D of back one trigger.
The last output Q of trigger group 501A, 501B is connected to the first input end " 1 " and second input " 0 " of a frequency division selector 503 respectively.In the present embodiment, when the selection signal of frequency division selector 503 was " 1 ", the output of trigger group 501A was selected as frequency division output signal CK_out, otherwise the output of trigger group 501B is selected as frequency division output signal CK_out.In the present embodiment, frequency division selector 503 is implemented with multiplexer (Mux or multiplexer).
The N/ of present embodiment (N+0.5) frequency division, N wherein can be an odd number, also can be even number; Odd or even is decided by odd even selector 505---when selecting signal SEL for " 0 ", it is selected in order to control frequency division selector 503 then to import clock pulse CK, N/ (N+0.5) frequency division that produced this moment, wherein N be even number (N=2,4,6 ...); When selecting signal SEL be " 1 ", then anti-phase input clock pulse CKb is selected in order to control frequency division selector 503, N/ (N+0.5) frequency division that is produced at this moment, wherein N be odd number (N=1,3,5 ...).In the present embodiment, odd even selector 505 can use multiplexer to implement.Relation under the selection signal SEL of the number of flip-flops k of above-mentioned trigger group and odd even selector 505 has:
N/(N+0.5)＝(2×k-1×SEL)/(2×k-1×SEL+0.5)...(2)
For example, be " 0 " if select signal SEL, and the number of flip-flops k of trigger group is 2, then frequency divider carries out 4/4.5 frequency division.
Frequency division output signal CK_out carries out Fractional-N frequency or (N+0.5) frequency division, is decided according to modulus (modulus) control signal MOD by control switching circuit 52.Control switching circuit 52 comprises two latch units (latch) 521A, 521B (is to implement with D type latch unit at present embodiment), and it is triggered by anti-phase input clock pulse CKb and input clock pulse CK respectively.In the present embodiment, the triggering of latch unit (latch) 521A, 521B is level triggers (level triggering).The output Q of latch unit 521A, 521B is connected to the first input end " 1 " and second input " 0 " of a modulus selector 523 respectively; In the present embodiment, when the selection signal of modulus selector 523 was " 1 ", the output of latch unit 521A was selected as output, and in order to the cycle size of control frequency division output signal CK_out, otherwise the output of latch unit 521B is selected as output.In the present embodiment, modulus selector 523 can use multiplexer to implement.
The output of modulus selector 523 and modulus control signal MOD feed back to a modulus logic gates 525 (be in the present embodiment with non-(NAND) door).When modulus control signal MOD is " 1 ", promptly be to carry out (N+0.5) frequency division; Otherwise promptly carry out Fractional-N frequency.
Aforementioned frequency dividing circuit 50 also comprises a frequency division logic gates 507 (be in the present embodiment with (AND) door), and it receives modulus logic gates 525 output and anti-phase frequency division output signal CK_outb of control switching circuit 52; The output of frequency division logic gates 507 is in order under (N+0.5) frequency division pattern, the half period (as the label 5 of Fig. 6 B) that suppresses (perhaps swallowing (swallow)) input clock pulse CK in each cycle of frequency division output signal CK_out is whereby in order to produce 0.5 fen yupin effect.
Fig. 6 A shows 2/2.5 frequency divider of the embodiment of the invention, it is 1 for the number of flip-flops k of Fig. 5 frequency divider, and selection signal SEL is " 0 " (anticipate promptly, N is an even number 2), and modulus control signal MOD is the special case of " 1 ", and the odd even selector 505 in graphic is omitted.With corresponding circuit of Fig. 5 or element, then use same numeral, its function repeats no more.The waveform of each signal among Fig. 6 B displayed map 6A.
The dotted line that runs through each signal among Fig. 6 B is represented the cycle of frequency division output signal CK_out, and it corresponds to 2.5 cycles of input clock pulse CK.Trigger group 501B is triggered by input clock pulse CK, produces output signal D1B; Trigger group 501A is then triggered by anti-phase input clock pulse CKb, produces output signal D1A.As previously mentioned, when the selection signal of frequency division selector 503 was " 1 ", the output D1A of trigger group 501A was selected as frequency division output signal CK_out, otherwise the output D1B of trigger group 501B is selected as frequency division output signal CK_out.The effect of Chan Shenging is on the whole: frequency division selector 503 is in regular turn in each cycle of frequency division output signal CK_out alternately (alternately) output D1A (1, Fig. 6 B) and D1B (2, Fig. 6 B).
As previously mentioned, latch unit 521A, 521B are triggered by anti-phase input clock pulse CKb and input clock pulse CK respectively, and its output DSA, DSB are connected to the first input end " 1 " and second input " 0 " of modulus selector 523 respectively; When the selection signal of modulus selector 523 was " 1 ", the output signal DSA of latch unit 521A was selected as output, otherwise the output signal DSB of latch unit 521B is selected as output.With aforementioned signal D1A, the similar situation of D1B, modulus selector 523 is in regular turn in each cycle of frequency division output signal CK_out alternately (alternately) output DSA (3, Fig. 6 B) and DSB (4, Fig. 6 B).
The output DS_outb of modulus logic gates 525 and anti-phase frequency division output signal CK_outb feed back to frequency division logic gates 507, its output Dff_in is in the half period (5 of last inhibition (or swallowing) the input clock pulse CK in each cycle of frequency division output signal CK_out, Fig. 6 B), whereby in order to produce 0.5 fen yupin effect.
Fig. 7 A shows 4/4.5 frequency divider of the embodiment of the invention, it is 2 for the number of flip-flops k of Fig. 5 frequency divider, and selection signal SEL is " 0 " (anticipate promptly, N is an even number 4), and modulus control signal MOD is the special case of " 1 ", and the odd even selector 505 in graphic is omitted.With corresponding circuit of Fig. 5 or element, then use same numeral, its function repeats no more.The waveform of each signal among Fig. 7 B displayed map 7A.
The class of operation of Fig. 7 A, Fig. 7 B and Fig. 6 A, Fig. 6 B seemingly, different is, each cycle of frequency division output signal CK_out corresponds to 4.5 cycles of input clock pulse CK.In addition, 4/4.5 frequency divider of Fig. 7 A, its trigger group 501A, 501B respectively comprise the trigger of two series connection.Because 2/2.5 frequency divider than Fig. 6 A has used a trigger respectively more, make the output (D1A, D2A) of trigger group 501A produce a delay (shown in the arrow among Fig. 7 B, its length is equivalent to an input clock pulse CK cycle), the output of trigger group 501A (D1B, D2B) also produces a delay.Whereby, frequency division output signal CK_out has produced two time of delays altogether, shown in the arrow among Fig. 7 B.
Fig. 8 shows 8/8.5 frequency divider of another embodiment of the present invention, then uses same numeral with corresponding circuit of Fig. 5 or element, and its function repeats no more.In view of trigger group 501A, 501B in Fig. 5 frequency divider need use a plurality of flip-flops in series, particularly when the N number in N/ (N+0.5) frequency division is big, cause the triggering driving force of input clock pulse CK, anti-phase input clock pulse CKb not enough probably.For head it off, wherein a kind of method just is to use the less flip-flops in series of number, and the frequency dividing circuit of the general low speed of connecting again can obtain required N/ (N+0.5) frequency divider.As the illustration of Fig. 8, its trigger group 501A, 501B only use a trigger respectively, so its frequency division selector 503 produces 2/2.5 frequency division; Then, again in general low speed frequency dividing circuit 801A, the 801B (using D flip-flop in the present embodiment) of the frequency division output signal CK_out back of frequency division selector 503 series connection secondary, itself have 4 frequency division, thereby can obtain 8/8.5 frequency division at last.Above-mentioned " low speed " refers to the triggering frequency of the triggering frequency of frequency dividing circuit 801A, 801B far below trigger group 501A, 501B, whereby, can use cost low and general low speed frequency dividing circuit 801A, 801B easy design reach the frequency division purpose.Though it is that 1 trigger group 501A, 501B constitute 2/2.5 frequency divider that present embodiment uses number of flip-flops, yet, also can use number of flip-flops to constitute N/ (N+0.5) frequency divider of other N values greater than 1 trigger group.In addition, though frequency dividing circuit 801A, 801B that present embodiment uses two series connection obtaining 4 frequency division, yet also can use less than or obtain other frequency division value greater than two frequency dividing circuits.Even the connection between frequency dividing circuit 801A, the 801B not necessarily needs to adopt as the synchronous triggering shown in the figure (anticipate promptly, the trigger end C of frequency dividing circuit 801A, 801B is connected to CK_out simultaneously), and can adopt asynchronous mode.
The anti-phase output Q of frequency dividing circuit 801A output Q, frequency dividing circuit 801B is connected to first in the middle of logic gates 82 and (AND) door 821 respectively; This first with door 821 output be connected to second with the wherein input of door 823.When the output Q of frequency dividing circuit 801A, 801B forms specific result's (for example, being " 1 "), then modulus control signal MOD can by second with door 823, and feed back to modulus logic gates 525.
Fig. 9 shows (programmable) able to programme bimodulus (dual-modulus) N/ (N+0.5) frequency divider according to the embodiment of the invention, it not only can (as Fig. 5) select integer (integer) frequency division or non-integer (fractional) frequency division, can also dynamically set, change the various N values of N/ (N+0.5) frequency division.Then use same numeral with corresponding circuit of Fig. 5 or element, its function repeats no more.Different with Fig. 5 is, a plurality of triggers of Fig. 9 trigger group 501A, 501B are not direct series connection, but by using a plurality of selector 901A able to programme, 901B to connect indirectly.For example, in trigger group 501A, (n-1) individual selector 901A able to programme receives the output Q of n trigger and the last output of preceding (n-1) individual flip-flops in series (anticipating promptly the output Q of (n-1) individual trigger); Again the output Y of selector 901A able to programme is connected to the input D of next trigger.In general, (n-2) individual selector 901A able to programme receives the output Q of (n-2) individual trigger in input 1, and, again the output Y of this (n-2) individual selector 901A able to programme is connected to the input D of n trigger in the output Q of input 0 reception (n-1) individual trigger.Trigger group 501B adopts the same connection practice.Relation between the selection signal SEL of the selection signal sel_1 of each selector 901A able to programme, 901B, sel_2...sel_ (n-1) and odd even selector 505, modulus control signal MOD, the frequency ratio N/ (N+0.5) is as shown in the table:
| Frequency ratio | sel_1 | sel_2 | … | sel_(n -1) | SEL | MOD |
| 1 | 1 | 1 | 1 | 1 | 0 | |
| 1.5 | 1 | 1 | 1 | 1 | 1 |
| 2 | 0 | 1 | 1 | 0 | 0 | |
| 2.5 | 0 | 1 | 1 | 0 | 1 | |
| … | ||||||
| |
0 | 0 | 0 | 1/0 | 0 | |
| N+0.5 | 0 | 0 | 0 | 1/0 | 1 |
Wherein, when N was odd number, the selection signal SEL of odd even selector 505 was " 1 ", otherwise is " 0 "; When selecting integer (integer) Fractional-N frequency, modulus control signal MOD be " 0 ", and when selection non-integer (fractional) (N+0.5) during frequency division, modulus control signal MOD is " 1 ".
The above-described embodiment of the invention, its frequency division resolution (resolution) can reach 0.5 input signal cycle, and therefore, the number of pulse wave altogether of the input clock pulse CK of aforementioned formula (1) should be modified to as follows:
(N+0.5)×S+N×(P-S)＝P×N+0.5×S...(3)
Use this kind frequency divider when non-integer frequency synthesizer (fractional-Nfrequency synthesizer), difference integration (sigma-delta) fractional-type frequency synthesizer for example, it quantizes step pitch (quantization step) and is decided by minimum frequency division resolution.According to the embodiment of the invention, minimum frequency division resolution can reach 0.5, therefore, it compared to conventional resolution 1 frequency divider, the quantification step pitch of the embodiment of the invention is traditional half, thereby makes quantizing noise (quantization noise) power also diminish relatively, can reduce the noise of 6dB.
In addition, compared to traditional fractional-neuronal frequency divider (for example frequency divider of Fig. 4 B), N/ (N+0.5) frequency divider that the embodiment of the invention (as shown in Figure 9) provides, it not only can carry out suitable in fact frequency division amount N, and (meaning promptly, N is greater than 1), and (programmable) this frequency division amount of can also programming N (meaning promptly, arbitrarily control break N value), make frequency division scope enough greatly and the tool selection control elasticity.
The above only is preferred embodiment of the present invention; so it is not in order to limit scope of the present invention; any personnel that are familiar with this technology; without departing from the spirit and scope of the present invention; can do further improvement and variation on this basis, so the scope that claims were defined that protection scope of the present invention is worked as with the application is as the criterion.
Being simply described as follows of symbol in the accompanying drawing:
10: frequency divider
12: voltage controlled oscillator (VCO)
14: reference frequency signal
16: phase discriminator
18: loop filter
20,22: trigger
30: the bimodulus frequency dividing circuit
32: programmable counter
34: gulp down counter
50: frequency dividing circuit
501A, 501B: trigger group
503: the frequency division selector
505: the odd even selector
507: the frequency division logic gates
52: control switching circuit
521A, 521B: latch unit
523: the modulus selector
525: the modulus logic gates
801A, 801B: frequency dividing circuit (trigger)
82: logic gates
821: the first with (AND) door
823: the second with (AND) door
901A, 901B: selector able to programme
Claims (17)
1. a frequency divider is characterized in that, comprising:
Two trigger groups are triggered by input clock pulse and anti-phase input clock pulse respectively, and each this trigger group comprises the trigger of one or more series connection;
One frequency division selector, its one of them of output of selecting this two triggers group is as the frequency division output signal;
Two latch units are triggered by this input clock pulse and this anti-phase input clock pulse respectively;
One modulus selector, it selects this two latch units output one of them;
One modulus logic gates, it carries out Fractional-N frequency pattern or (N+0.5) frequency division pattern according to a modulus control signal to determine this frequency division output signal, and wherein N is a positive integer; And
One frequency division logic gates, it receives the output of this modulus logic gates and this anti-phase frequency division output signal, in order under (N+0.5) frequency division pattern, in each cycle of this frequency division output signal, suppress the half period of this input clock pulse, whereby in order to produce 0.5 fen yupin effect.
2. frequency divider according to claim 1 is characterized in that, also comprises:
One odd even selector, its select this input clock pulse and this anti-phase input clock pulse one of them, to control this frequency division selector.
3. frequency divider according to claim 1, it is characterized in that, two groups of above-mentioned trigger groups comprise one first trigger group and one second trigger group, and wherein this first trigger group is triggered by this anti-phase input clock pulse, and this second trigger group is triggered by this input clock pulse.
4. frequency divider according to claim 2 is characterized in that, the relation under the selection signal SEL of the number of flip-flops k of above-mentioned each trigger group and odd even selector has:
N/(N+0.5)＝(2×k-1×SEL)/(2×k-1×SEL+0.5)
Wherein, then should the input clock pulse selected when this selects signal SEL be " 0 " as output, in order to controlling this frequency division selector, N/ (N+0.5) frequency division that is produced at this moment, wherein N is even number; When this selected signal SEL to be " 1 ", then this anti-phase input clock pulse was selected as output, in order to control frequency division selector, and N/ (N+0.5) frequency division that produced this moment, wherein N is odd number.
5. frequency divider according to claim 1 is characterized in that, above-mentioned modulus logic gates comprises a NAND gate.
6. frequency divider according to claim 1 is characterized in that above-mentioned modulus logic gates also receives the output of this modulus selector.
7. frequency divider according to claim 1 is characterized in that the trigger of above-mentioned each trigger group is directly connected, the adjacent direct electrical couplings of this trigger before and after making.
8. a frequency divider is characterized in that, comprising:
Two trigger groups are triggered by input clock pulse and anti-phase input clock pulse respectively, and each this trigger group comprises the trigger of one or more series connection;
One frequency division selector, its one of them of output of selecting this two triggers group is as the frequency division output signal;
Two latch units are triggered by this input clock pulse and this anti-phase input clock pulse respectively;
One modulus selector, it selects this two latch units output one of them;
One modulus logic gates, it carries out Fractional-N frequency pattern or (N+0.5) frequency division pattern according to a modulus control signal to determine this frequency division output signal, and wherein N is a positive integer;
One frequency division logic gates, it receives the output of this modulus logic gates and this anti-phase frequency division output signal, in order under (N+0.5) frequency division pattern, in each cycle of this frequency division output signal, suppress the half period of this input clock pulse, whereby in order to produce 0.5 fen yupin effect;
At least one frequency dividing circuit is serially connected with after this frequency division output signal; And
One logic gates, when this frequency dividing circuit reached a specific output, this modulus control signal can input to this modulus logic gates by this logic gates.
9. frequency divider according to claim 8 is characterized in that, above-mentioned frequency dividing circuit is a low speed frequency dividing circuit, and it triggers the triggering frequency that frequency is lower than this trigger group.
10. frequency divider according to claim 8 is characterized in that above-mentioned frequency dividing circuit comprises a trigger.
11. frequency divider according to claim 8 is characterized in that, above-mentioned logic gates comprises:
One first with the door, it receives the respectively output of this frequency dividing circuit; And
One second with the door, its receive this first with the door output and this modulus control signal.
12. frequency divider according to claim 8 is characterized in that, also comprises:
One odd even selector, its select this input clock pulse and this anti-phase input clock pulse one of them, to control this frequency division selector.
13. frequency divider according to claim 8 is characterized in that, above-mentioned modulus logic gates also receives the output of this modulus selector.
14. a frequency divider is characterized in that, comprising:
Two trigger groups are triggered by input clock pulse and anti-phase input clock pulse respectively, and each this trigger group comprises the trigger of one or more series connection;
One frequency division selector, its one of them of output of selecting this two triggers group is as the frequency division output signal;
Two latch units are triggered by this input clock pulse and this anti-phase input clock pulse respectively;
One modulus selector, it selects this two latch units output one of them;
One modulus logic gates, it carries out Fractional-N frequency pattern or (N+0.5) frequency division pattern according to a modulus control signal to determine this frequency division output signal, and wherein N is a positive integer;
One frequency division logic gates, it receives the output of this modulus logic gates and this anti-phase frequency division output signal, in order under (N+0.5) frequency division pattern, in each cycle of this frequency division output signal, suppress the half period of this input clock pulse, whereby in order to produce 0.5 fen yupin effect; And
A plurality of selectors able to programme, in order to these a plurality of triggers of indirect series connection, in feasible respectively this trigger group, (n-2) individual selector able to programme receives the output of (n-1) individual trigger, and the output that receives (n-2) individual trigger, the output Y of this (n-2) individual selector able to programme is connected to the input of n trigger, wherein, n is a positive integer again.
15. frequency divider according to claim 14 is characterized in that, also comprises:
One odd even selector, its select this input clock pulse and this anti-phase input clock pulse one of them, to control this frequency division selector.
16. frequency divider according to claim 15, it is characterized in that the relation between the selection signal SEL of the selection signal sel_1 of above-mentioned each this selector able to programme, sel_2...sel_ (n-1) and this odd even selector, this modulus control signal MOD and the frequency division N/ (N+0.5) is as shown in the table:
Wherein, when N was odd number, the selection signal SEL of this odd even selector was " 1 ", otherwise is " 0 "; When modulus control signal MOD is " 0 ", then carry out Fractional-N frequency, and when modulus control signal MOD is " 1 ", carry out (N+0.5) frequency division.
17. frequency divider according to claim 14 is characterized in that, above-mentioned modulus logic gates also receives the output of this modulus selector.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200710161515XA CN100568735C (en) | 2007-09-24 | 2007-09-24 | Frequency divider |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200710161515XA CN100568735C (en) | 2007-09-24 | 2007-09-24 | Frequency divider |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101127522A true CN101127522A (en) | 2008-02-20 |
| CN100568735C CN100568735C (en) | 2009-12-09 |
Family
ID=39095476
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200710161515XA Active CN100568735C (en) | 2007-09-24 | 2007-09-24 | Frequency divider |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100568735C (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101977040A (en) * | 2010-11-08 | 2011-02-16 | 上海集成电路研发中心有限公司 | Flip-flop circuit and frequency divider |
| CN102025367A (en) * | 2010-08-31 | 2011-04-20 | 华东师范大学 | Third-order single ring sigma-delta modulator with configurable zero point |
| CN102035538A (en) * | 2010-12-16 | 2011-04-27 | 电子科技大学 | High-speed programmable frequency divider |
| CN102035548A (en) * | 2010-11-08 | 2011-04-27 | 上海集成电路研发中心有限公司 | Frequency divider |
| CN101908883B (en) * | 2009-06-03 | 2012-02-08 | 中国科学院微电子研究所 | Programmable fractional frequency divider |
| CN101478307B (en) * | 2009-01-16 | 2012-05-23 | 复旦大学 | Dual mode 4/4.5 pre-divider |
| CN102832932A (en) * | 2011-06-13 | 2012-12-19 | 联发科技股份有限公司 | Frequency divider and frequency dividing method |
| CN101789786B (en) * | 2009-01-22 | 2013-06-12 | 中国科学院半导体研究所 | Full-difference bimodule prescalar with low power consumption |
| CN103633995A (en) * | 2012-08-24 | 2014-03-12 | 比亚迪股份有限公司 | Frequency divider circuit |
| CN108540128A (en) * | 2017-03-03 | 2018-09-14 | 北京同方微电子有限公司 | A kind of clock division circuits and its dividing method |
| CN110311672A (en) * | 2019-06-28 | 2019-10-08 | 西安紫光国芯半导体有限公司 | A kind of high frequency clock frequency dividing circuit, frequency divider and the dividing method of low latency |
| CN110504961A (en) * | 2019-07-05 | 2019-11-26 | 加驰（厦门）微电子股份有限公司 | A kind of multimode pre-divider and its dividing method |
| CN111211774A (en) * | 2018-11-21 | 2020-05-29 | 英业达科技有限公司 | Bounce removing circuit |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5020079A (en) * | 1989-11-17 | 1991-05-28 | Nynex Corporation | Apparatus for generating a minimum-shift-keying signal |
| US6035182A (en) * | 1998-01-20 | 2000-03-07 | Motorola, Inc. | Single counter dual modulus frequency division apparatus |
| EP1300950A1 (en) * | 2001-10-05 | 2003-04-09 | Asulab S.A. | Dual modulus counter/divider with phase selection for a frequency synthesizer |
| EP1671423B1 (en) * | 2003-10-01 | 2008-07-02 | Nxp B.V. | Phase-switching dual modulus prescaler |
-
2007
- 2007-09-24 CN CNB200710161515XA patent/CN100568735C/en active Active
Cited By (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101478307B (en) * | 2009-01-16 | 2012-05-23 | 复旦大学 | Dual mode 4/4.5 pre-divider |
| CN101789786B (en) * | 2009-01-22 | 2013-06-12 | 中国科学院半导体研究所 | Full-difference bimodule prescalar with low power consumption |
| CN101908883B (en) * | 2009-06-03 | 2012-02-08 | 中国科学院微电子研究所 | Programmable fractional frequency divider |
| CN102025367A (en) * | 2010-08-31 | 2011-04-20 | 华东师范大学 | Third-order single ring sigma-delta modulator with configurable zero point |
| CN102035548B (en) * | 2010-11-08 | 2016-01-06 | 上海集成电路研发中心有限公司 | Frequency divider |
| CN101977040B (en) * | 2010-11-08 | 2016-01-06 | 上海集成电路研发中心有限公司 | Flip-flop circuit and frequency divider |
| CN102035548A (en) * | 2010-11-08 | 2011-04-27 | 上海集成电路研发中心有限公司 | Frequency divider |
| CN101977040A (en) * | 2010-11-08 | 2011-02-16 | 上海集成电路研发中心有限公司 | Flip-flop circuit and frequency divider |
| CN102035538A (en) * | 2010-12-16 | 2011-04-27 | 电子科技大学 | High-speed programmable frequency divider |
| CN102832932A (en) * | 2011-06-13 | 2012-12-19 | 联发科技股份有限公司 | Frequency divider and frequency dividing method |
| CN102832932B (en) * | 2011-06-13 | 2015-08-05 | 联发科技股份有限公司 | Frequency divider and dividing method |
| CN103633995A (en) * | 2012-08-24 | 2014-03-12 | 比亚迪股份有限公司 | Frequency divider circuit |
| CN108540128A (en) * | 2017-03-03 | 2018-09-14 | 北京同方微电子有限公司 | A kind of clock division circuits and its dividing method |
| CN108540128B (en) * | 2017-03-03 | 2024-01-02 | 紫光同芯微电子有限公司 | Clock frequency dividing circuit and frequency dividing method thereof |
| CN111211774A (en) * | 2018-11-21 | 2020-05-29 | 英业达科技有限公司 | Bounce removing circuit |
| CN111211774B (en) * | 2018-11-21 | 2023-12-26 | 英业达科技有限公司 | Bounce eliminating circuit |
| CN110311672A (en) * | 2019-06-28 | 2019-10-08 | 西安紫光国芯半导体有限公司 | A kind of high frequency clock frequency dividing circuit, frequency divider and the dividing method of low latency |
| CN110311672B (en) * | 2019-06-28 | 2023-03-07 | 西安紫光国芯半导体有限公司 | Low-delay high-frequency clock frequency division circuit, frequency divider and frequency division method |
| CN110504961A (en) * | 2019-07-05 | 2019-11-26 | 加驰（厦门）微电子股份有限公司 | A kind of multimode pre-divider and its dividing method |
| CN110504961B (en) * | 2019-07-05 | 2023-09-22 | 厦门润积集成电路技术有限公司 | Multimode prescaler and frequency division method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100568735C (en) | 2009-12-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100568735C (en) | Frequency divider | |
| US7492852B1 (en) | Fractional frequency divider | |
| EP0907252B1 (en) | Phase-locked loop with improved trade-off between lock-up time and power dissipation | |
| JP5837617B2 (en) | Divider with extended synchronization range beyond octave boundary | |
| US7005898B2 (en) | Programmable divider with built-in programmable delay chain for high-speed/low power application | |
| CN100594679C (en) | Dual-mode frequency divider | |
| KR100975040B1 (en) | Programmable frequency divider and Method of frequency dividing | |
| CN101908883B (en) | Programmable fractional frequency divider | |
| US11984901B2 (en) | Compensation circuit and method for frequency divider circuit | |
| CN110830041B (en) | Continuous integer frequency divider with 50% duty cycle and phase-locked loop circuit comprising same | |
| CN102832932B (en) | Frequency divider and dividing method | |
| US20140003570A1 (en) | Frequency divider with improved linearity for a fractional-n synthesizer using a multi-modulus prescaler | |
| CN101465645B (en) | Decimal/integer frequency divider | |
| US8565368B1 (en) | Wide range multi-modulus divider in fractional-N frequency synthesizer | |
| US9543960B1 (en) | Multi-stage frequency dividers having duty cycle correction circuits therein | |
| US7332945B2 (en) | Divider having dual modulus pre-scaler and an associated method | |
| US6108393A (en) | Enhanced prescaler phase interface | |
| JP2017512446A (en) | Frequency synthesizer | |
| US8068576B2 (en) | Counters and exemplary applications | |
| CN102468850B (en) | Frequency divider with phase selection functionality | |
| CN1864333B (en) | Phase-switching dual modulus prescaler and frequency synthesizer including same | |
| CN107565964B (en) | Programmable frequency divider for expanding frequency dividing ratio | |
| US8693616B1 (en) | IC and a method for flexible integer and fractional divisions | |
| US7231012B2 (en) | Programmable frequency divider | |
| CN118539921A (en) | Continuous integer frequency divider |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |