CN109687421B - Start-up circuit - Google Patents
Start-up circuit Download PDFInfo
- Publication number
- CN109687421B CN109687421B CN201910108136.7A CN201910108136A CN109687421B CN 109687421 B CN109687421 B CN 109687421B CN 201910108136 A CN201910108136 A CN 201910108136A CN 109687421 B CN109687421 B CN 109687421B
- Authority
- CN
- China
- Prior art keywords
- transistor
- electrically connected
- circuit
- resistor
- central controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 15
- 239000003381 stabilizer Substances 0.000 claims description 7
- 230000007423 decrease Effects 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- 108010037490 Peptidyl-Prolyl Cis-Trans Isomerase NIMA-Interacting 4 Proteins 0.000 description 2
- 102100031653 Peptidyl-prolyl cis-trans isomerase NIMA-interacting 4 Human genes 0.000 description 2
- 230000003321 amplification Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000004146 energy storage Methods 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 108010059419 NIMA-Interacting Peptidylprolyl Isomerase Proteins 0.000 description 1
- 101150087393 PIN3 gene Proteins 0.000 description 1
- 102100026114 Peptidyl-prolyl cis-trans isomerase NIMA-interacting 1 Human genes 0.000 description 1
- 102000007315 Telomeric Repeat Binding Protein 1 Human genes 0.000 description 1
- 108010033711 Telomeric Repeat Binding Protein 1 Proteins 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
Landscapes
- Dc-Dc Converters (AREA)
- Electronic Switches (AREA)
Abstract
The invention provides a starting circuit which comprises an input circuit, a first transistor, a second transistor, a central controller and a third transistor. The input circuit receives the pulse width modulation signal transmitted by the voltage input terminal. The first transistor receives a pulse width modulation signal transmitted from the input circuit and is switched from an off state to an on state. The second transistor receives the pulse width modulation signal transmitted by the first transistor and is converted into an on state from an off state. The equipotential terminal has an equipotential signal. When the starting circuit is powered on, the central controller adjusts the duty ratio of the pulse width modulation signal according to the constant voltage signal of the constant voltage end and transmits the pulse width modulation signal to the third transistor. According to the starting circuit provided by the invention, the central controller can adjust the duty ratio of the pulse width modulation signal according to the constant voltage signal and transmit the pulse width modulation signal to the third transistor so as to prevent the third transistor from being damaged when the third transistor is electrified.
Description
Technical Field
The invention relates to the field of electronic circuits, in particular to a starting circuit.
Background
Generally, when an electronic product receives power from an external power source, the electronic product may be damaged due to excessive voltage provided by the external power source. Therefore, how to reduce damage to parts in electronic products during power-up is a need for overcoming the above-mentioned problems.
Disclosure of Invention
In view of the above problems, the present invention provides a starting circuit, which can effectively solve the problem that electronic components are damaged during power-up.
In order to achieve the above purpose, the present invention adopts the following technical scheme:
in a first aspect, the present invention provides a start-up circuit comprising:
the input circuit receives the pulse width modulation signal transmitted by the voltage input end;
the first transistor is electrically connected with the input circuit, receives the pulse width modulation signal transmitted by the input circuit and is converted into an on state from an off state;
The second transistor is electrically connected with the first transistor and an equal voltage end, and the equal voltage end is provided with an equal voltage signal after the second transistor receives the pulse width modulation signal transmitted by the first transistor and is converted into an on state from an off state;
the central controller is electrically connected with the second transistor, the voltage input end and the constant voltage end;
And the third transistor is electrically connected with the central controller, the voltage input end is electrically connected between the third transistor and the central controller, and when the starting circuit is powered on, the central controller adjusts the duty ratio of the pulse width modulation signal according to the constant voltage signal of the constant voltage end and transmits the pulse width modulation signal to the third transistor.
As an alternative embodiment, the central controller decreases the duty cycle of the pwm signal and transmits it to the third transistor when the constant voltage signal of the constant voltage terminal is higher than a preset threshold.
As an alternative embodiment, when the constant voltage signal of the constant voltage terminal is lower than a preset threshold, the central controller increases the duty cycle of the pwm signal and transmits the pwm signal to the third transistor.
As an alternative embodiment, the input circuit includes:
one end of the first diode is electrically connected with the voltage input end;
one end of the first resistor is electrically connected with the other end of the first diode;
One end of the capacitor is grounded, the other end of the capacitor is electrically connected with the other end of the first resistor, and the capacitor is used for storing energy;
and one end of the second resistor is electrically connected with the other end of the capacitor and the other end of the first resistor.
As an alternative embodiment, the first transistor is an NPN transistor, and has an emitter, a base, and a collector, the emitter of the first transistor is grounded, and the base of the first transistor is electrically connected to the input circuit.
As an optional implementation manner, the second transistor is a PNP transistor, and has an emitter, a base, and a collector, where the base of the second transistor is electrically connected to the collector of the first transistor, and the collector of the second transistor is electrically connected to the constant voltage terminal and is used for providing the constant voltage signal.
As an alternative embodiment, the starting circuit further comprises:
one end of the third resistor is electrically connected with the emitter of the second transistor;
One end of the fourth resistor is electrically connected with the other end of the third resistor and the first pin of the central controller;
And one end of the voltage stabilizer is grounded, and the other end of the voltage stabilizer is electrically connected with the other end of the fourth resistor and the second pin of the central controller.
As an alternative embodiment, the voltage stabilizer is a zener diode.
As an optional implementation manner, the third pin of the central controller is electrically connected with the constant voltage terminal.
As an optional implementation manner, the third transistor is an N-type MOS transistor, and has a gate, a drain, and a source, and the start-up circuit further includes:
one end of the fifth resistor is electrically connected with the fourth pin of the central controller and the voltage input end;
one end of the sixth resistor is electrically connected with the fourth pin of the central controller, one end of the fifth resistor and the voltage input end;
One end of the second diode is electrically connected with the other end of the fifth resistor;
the gate of the third transistor is electrically connected with the other end of the sixth resistor and the other end of the second diode, the source of the third transistor is grounded, and the drain of the third transistor is electrically connected with a voltage source.
According to the invention, a starting circuit is provided, which comprises an input circuit, a first transistor, a second transistor, a central controller and a third transistor. The input circuit receives the pulse width modulation signal transmitted by the voltage input terminal. The first transistor receives a pulse width modulation signal transmitted from the input circuit and is switched from an off state to an on state. The second transistor receives the pulse width modulation signal transmitted by the first transistor and is converted into an on state from an off state. The equipotential terminal has an equipotential signal. When the starting circuit is powered on, the central controller adjusts the duty ratio of the pulse width modulation signal according to the constant voltage signal of the constant voltage end and transmits the pulse width modulation signal to the third transistor. According to the starting circuit provided by the invention, the central controller can adjust the duty ratio of the pulse width modulation signal according to the constant voltage signal and transmit the pulse width modulation signal to the third transistor, so that the third transistor is prevented from being damaged when being electrified, and the safety is improved. In addition, the voltage level of the constant voltage terminal is controlled through the clamping function of the zener diode, so that the accuracy is improved. Generally, the capacitor of the input circuit has an energy storage function, so that the condition that the pulse width modulation signal transmitted by the voltage input end is unstable in voltage can be avoided.
In order to make the above objects, features and advantages of the present invention more comprehensible, preferred embodiments accompanied with figures are described in detail below.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the embodiments will be briefly described below, it being understood that the following drawings only illustrate some embodiments of the present invention and therefore should not be considered as limiting the scope of the present invention.
FIG. 1 is a schematic block diagram of a start-up circuit provided in embodiment 1 of the present invention;
fig. 2 is a schematic circuit diagram of a start-up circuit provided in embodiment 2 of the present invention.
Description of main reference numerals:
100. 200 starting a circuit;
110-an input circuit;
120-a first transistor;
130-a second transistor;
140-a central controller;
150-a third transistor;
d1-a first diode;
r1-a first resistor;
c-capacitance;
Q1-NPN triode;
Q2-PNP triode;
r3-a third resistor;
r4-fourth resistor;
A Z-voltage regulator;
r5-fifth resistor;
R6-sixth resistance;
D2—a second diode;
a VIE-voltage input;
EVE-equipotential terminal.
Detailed Description
Embodiments of the present invention are described in detail below, wherein like or similar reference numerals refer to like or similar elements or elements having like or similar functions throughout.
It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention.
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. The components of the embodiments of the present invention generally described and illustrated in the figures herein may be arranged and designed in a wide variety of different configurations. Thus, the following detailed description of the embodiments of the invention, as presented in the figures, is not intended to limit the scope of the invention, as claimed, but is merely representative of selected embodiments of the invention. All other embodiments, which can be made by a person skilled in the art without making any inventive effort, are intended to be within the scope of the present invention.
Example 1
Referring to fig. 1, fig. 1 is a schematic block diagram of a start-up circuit according to embodiment 1 of the present invention. The start-up circuit 100 includes an input circuit 110, a first transistor 120, a second transistor 130, a central controller 140, and a third transistor 150.
Further, the first transistor 120 is electrically connected to the input circuit 110. The second transistor 130 is electrically connected to the first transistor 120 and the constant voltage terminal EVE. The central controller 140 is electrically connected to the second transistor 130 and the constant voltage terminal EVE. The third transistor 150 is electrically connected to the central controller 140. For example, the central controller 140 may be a central processing unit (CPU, center processor unit) including a plurality of pins, each pin for receiving and transmitting signals, for example, the central controller 140 may be configured to control the led driving circuit to transmit an output signal to control its dimming function (adjusting brightness or color).
In one embodiment, the input circuit 110 receives the PWM signal PWM1 transmitted by the voltage input via. For example, the voltage input via may receive a pulse width modulated signal PWM1 transmitted by a power supply. Pulse width modulation is an analog control method, and the base electrode of the BJT transistor or the grid electrode of the MOS transistor is modulated according to the change of the corresponding load, so that the change of the on time of the transistor or the MOS transistor is realized, and the output of the switching regulated power supply is regulated. After the first transistor 120 receives the PWM signal PWM1 transmitted by the input circuit 110, the first transistor 120 is turned from an off state to an on state, for example, when the first transistor 120 is a BJT transistor, the voltage level of the PWM signal PWM1 is greater than V BE, and when the first transistor 120 is a MOS transistor, the voltage level of the PWM signal PWM1 is greater than V GS.
In an embodiment, after the voltage input terminal via triggers the first transistor 120 to turn on, the second transistor 130 receives the PWM signal PWM1 transmitted by the first transistor 120 and is turned from the off state to the on state, and the input circuit 110, the first transistor 120, the second transistor 130 and the constant voltage terminal EVE form a path, and the constant voltage terminal EVE has the constant voltage signal CS. In fig. 1, the constant voltage terminal EVE is electrically connected to the second transistor 130 and the central controller 140, respectively, and provides the constant voltage signal CS to the central controller 140.
In an embodiment, the voltage input terminal via is electrically connected between the third transistor 150 and the central controller 140, wherein when the start-up circuit 100 is powered on, the voltage input terminal via transmits the PWM signal PWM1, and then the central controller 140 adjusts the duty ratio of the PWM signal PWM1 according to the constant voltage signal CS transmitted by the constant voltage terminal EVE, and the central controller 140 transmits the PWM signal PWM1 with the adjusted duty ratio to the third transistor 150, so as to effectively avoid the third transistor 150 from being damaged due to the over-high voltage and/or the over-high current during the power-up process, and effectively maintain the electrical safety.
In an embodiment, when the constant voltage signal CS of the constant voltage terminal EVE is higher than the preset threshold, the central controller 140 decreases the duty cycle of the PWM signal PWM1 and transmits the same to the third transistor 150. For example, when the voltage level of the constant voltage signal CS of the constant voltage terminal EVE is higher than 5V (considered as the preset threshold), the central controller 140 controls the duty ratio of the PWM signal PWM1 to be reduced from 70% to 30%, and the central controller 140 transmits the PWM signal PWM1 after controlling the duty ratio to the third transistor 150. Damage to the third transistor 150 is effectively avoided.
In an embodiment, when the constant voltage signal CS of the constant voltage terminal EVE is lower than the preset threshold, the central controller 140 increases the duty cycle of the PWM signal PWM1 and transmits the duty cycle to the third transistor 150. For example, when the voltage level of the constant voltage signal CS of the constant voltage terminal EVE is lower than 2V (considered as the preset threshold), the third transistor 150 cannot be turned on. The central controller 140 controls the duty ratio of the PWM signal PWM1 to be increased from 20% to 80%, and the central controller 140 transmits the PWM signal PWM1 with the controlled duty ratio to the third transistor 150 to adaptively start up to the third transistor 150.
Example 2
Referring to fig. 2, fig. 2 is a schematic circuit diagram of a start-up circuit according to embodiment 2 of the present invention. The start-up circuit 200 includes an input circuit 110, a first transistor 120, a second transistor 130, a third resistor R3, a fourth resistor R4, a voltage regulator Z, a fifth resistor R5, a sixth resistor R6, a second diode D2, a central controller 140, and a third transistor 150.
Further, the input circuit 110 includes a first diode D1, a first resistor R1, a capacitor C, and a second resistor R2. One end of the first diode D1 is electrically connected to the voltage input terminal via, for example, the first diode D1 is configured to provide a fixed voltage drop (e.g., 0.4-0.5V), and when the voltage input terminal via provides an applied forward voltage, the forward voltage is small at an initial portion of the forward characteristic, and insufficient to overcome the blocking effect of the electric field in the PN junction, and the forward current is almost zero. When the forward voltage is greater than the turn-on voltage, the electric field in the PN junction is overcome and the diode is turned on in the forward direction.
One end of the first resistor R1 is electrically connected to the other end of the first diode D1. One end of the capacitor C is grounded. The other end of the capacitor C is electrically connected to the other end of the first resistor R1, where the capacitor C is used for storing energy, and in the power-up process of the starting circuit 200, the unstable voltage of the pwm signal transmitted by the voltage input terminal via can be avoided. One end of the second resistor R2 is electrically connected to the other end of the capacitor C and the other end of the first resistor R1.
In one embodiment, the first transistor 120 is an NPN transistor Q1, which is formed by three semiconductors, two N-type semiconductors and one P-type semiconductor, the P-type semiconductor is in the middle, and two N-type semiconductors are on both sides. Its main functions are current amplification and switching. The first transistor 120 has an emitter, a base, and a collector. The emitter of the first transistor 120 is grounded. The base of the first transistor 120 is electrically connected to the input circuit 110. An important parameter of NPN transistors is the current amplification factor β. When a small current is applied to the base of the NPN transistor, a current β times the injection current, i.e., the collector current, is available at the collector. The collector current varies with the base current.
In one embodiment, the second transistor 130 is a PNP transistor Q2, which is a transistor formed by sandwiching an N-type semiconductor between two P-type semiconductors. The second transistor 130 has an emitter, a base and a collector, and the emitter potential of the PNP transistor is the highest and the collector potential is the lowest. The base of the second transistor 130 is electrically connected to the collector of the first transistor 120, and the collector of the second transistor 130 is electrically connected to the constant voltage terminal EVE for providing the constant voltage signal CS. When the start-up circuit 200 is powered on, the constant voltage terminal EVE, the second transistor 130, the first transistor 120, the second resistor R2, the first resistor R1 and the first diode D1 form a path.
In an embodiment, one end of the third resistor R3 is electrically connected to the emitter of the second transistor 130, and one end of the third resistor R3 provides the turn-on voltage to the emitter of the second transistor 130 to be turned on. One end of the fourth resistor R4 is electrically connected to the other end of the third resistor R3 and the first PIN1 of the central controller 140. One end of the voltage stabilizer Z is grounded. The other end of the voltage stabilizer Z is electrically connected to the other end of the fourth resistor R4 and the second PIN2 of the central controller 140. The voltage regulator Z is a zener diode. A Zener diode, also known as a Zener diode (Zener diode). The diode with voltage stabilizing function is manufactured by utilizing the phenomenon that the PN reverse breakdown state can change the current in a large range and the voltage is basically unchanged. A zener diode is a semiconductor device having a very high resistance up to a critical reverse breakdown voltage. The third PIN3 of the central controller 140 is electrically connected to the constant voltage terminal EVE.
The third transistor 150 is an N-type MOS transistor, the NMOS integrated circuit is an N-channel MOS circuit, and the input impedance of the NMOS integrated circuit is high. The N-type MOS transistor has a gate, a drain and a source. One end of the fifth resistor R5 is electrically connected to the fourth PIN4 and the voltage input terminal VIE of the central controller 140. One end of the sixth resistor R6 is electrically connected to the fourth PIN4 of the central controller 140, one end of the fifth resistor R5, and the voltage input terminal via. One end of the second diode D2 is electrically connected to the other end of the fifth resistor R5. The gate of the third transistor 150 is electrically connected to the other end of the sixth resistor R6 and the other end of the second diode D2, the source of the third transistor 150 is grounded, and the drain of the third transistor 150 is electrically connected to the voltage source.
From the above, the present invention provides a starting circuit, which includes an input circuit, a first transistor, a second transistor, a central controller and a third transistor. The input circuit receives the pulse width modulation signal transmitted by the voltage input terminal. The first transistor receives a pulse width modulation signal transmitted from the input circuit and is switched from an off state to an on state. The second transistor receives the pulse width modulation signal transmitted by the first transistor and is converted into an on state from an off state. The equipotential terminal has an equipotential signal. When the starting circuit is powered on, the central controller adjusts the duty ratio of the pulse width modulation signal according to the constant voltage signal of the constant voltage end and transmits the pulse width modulation signal to the third transistor. According to the starting circuit provided by the invention, the central controller can adjust the duty ratio of the pulse width modulation signal according to the constant voltage signal and transmit the pulse width modulation signal to the third transistor, so that the third transistor is prevented from being damaged when being electrified, and the safety is improved. In addition, the voltage level of the constant voltage terminal is controlled through the clamping function of the zener diode, so that the accuracy is improved. Generally, the capacitor of the input circuit has an energy storage function, so that the condition that the pulse width modulation signal transmitted by the voltage input end is unstable in voltage can be avoided. In addition, the fourth pin of the central controller controls the duty ratio of the pulse width modulation signal transmitted to the third transistor according to the equipotential signal so as to prevent damage and increase the electricity utilization safety.
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present invention more clear, the technical solutions of the embodiments of the present invention are clearly and completely described above in conjunction with the accompanying drawings in the embodiments of the present invention, and it is apparent that the described embodiments are some embodiments of the present invention, but not all embodiments. The components of the embodiments of the present invention generally described and illustrated in the figures herein may be arranged and designed in a wide variety of different configurations.
Accordingly, the above detailed description of the embodiments of the invention provided in the accompanying drawings is not intended to limit the scope of the invention as claimed, but is merely representative of selected embodiments of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
Claims (10)
1. A start-up circuit, the start-up circuit comprising:
the input circuit receives the pulse width modulation signal transmitted by the voltage input end;
the first transistor is electrically connected with the input circuit, receives the pulse width modulation signal transmitted by the input circuit and is converted into an on state from an off state;
The second transistor is electrically connected with the first transistor and an equal voltage end, and the equal voltage end is provided with an equal voltage signal after the second transistor receives the pulse width modulation signal transmitted by the first transistor and is converted into an on state from an off state;
the central controller is electrically connected with the second transistor and the constant voltage end;
And the third transistor is electrically connected with the central controller, the voltage input end is electrically connected between the third transistor and the central controller, and when the starting circuit is powered on, the central controller adjusts the duty ratio of the pulse width modulation signal according to the constant voltage signal of the constant voltage end and transmits the pulse width modulation signal to the third transistor.
2. The start-up circuit of claim 1, wherein the central controller decreases a duty cycle of a pulse width modulated signal and transmits it to the third transistor when the constant voltage signal at the constant voltage terminal is higher than a preset threshold.
3. The start-up circuit of claim 1, wherein the central controller increases the duty cycle of the pwm signal and transmits it to the third transistor when the constant voltage signal at the constant voltage terminal is below a preset threshold.
4. The startup circuit of claim 1, wherein the input circuit comprises:
one end of the first diode is electrically connected with the voltage input end;
one end of the first resistor is electrically connected with the other end of the first diode;
One end of the capacitor is grounded, the other end of the capacitor is electrically connected with the other end of the first resistor, and the capacitor is used for storing energy;
and one end of the second resistor is electrically connected with the other end of the capacitor and the other end of the first resistor.
5. The start-up circuit of claim 1, wherein the first transistor is an NPN transistor having an emitter, a base and a collector, the emitter of the first transistor being coupled to ground, the base of the first transistor being electrically coupled to the input circuit.
6. The start-up circuit of claim 5, wherein the second transistor is a PNP transistor having an emitter, a base, and a collector, the base of the second transistor is electrically connected to the collector of the first transistor, and the collector of the second transistor is electrically connected to the constant voltage terminal for providing the constant voltage signal.
7. The startup circuit of claim 6, wherein the startup circuit further comprises:
one end of the third resistor is electrically connected with the emitter of the second transistor;
One end of the fourth resistor is electrically connected with the other end of the third resistor and the first pin of the central controller;
And one end of the voltage stabilizer is grounded, and the other end of the voltage stabilizer is electrically connected with the other end of the fourth resistor and the second pin of the central controller.
8. The startup circuit of claim 7, wherein the voltage regulator is a zener diode.
9. The start-up circuit of claim 1, wherein a third pin of the central controller is electrically connected to the constant voltage terminal.
10. The start-up circuit of claim 1, wherein the third transistor is an N-type MOS transistor having a gate, a drain, and a source, the start-up circuit further comprising:
one end of the fifth resistor is electrically connected with the fourth pin of the central controller and the voltage input end;
one end of the sixth resistor is electrically connected with the fourth pin of the central controller, one end of the fifth resistor and the voltage input end;
One end of the second diode is electrically connected with the other end of the fifth resistor;
the gate of the third transistor is electrically connected with the other end of the sixth resistor and the other end of the second diode, the source of the third transistor is grounded, and the drain of the third transistor is electrically connected with a voltage source.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910108136.7A CN109687421B (en) | 2019-02-02 | 2019-02-02 | Start-up circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910108136.7A CN109687421B (en) | 2019-02-02 | 2019-02-02 | Start-up circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109687421A CN109687421A (en) | 2019-04-26 |
CN109687421B true CN109687421B (en) | 2024-10-15 |
Family
ID=66194271
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910108136.7A Active CN109687421B (en) | 2019-02-02 | 2019-02-02 | Start-up circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109687421B (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN209419215U (en) * | 2019-02-02 | 2019-09-20 | 深圳莱福德科技股份有限公司 | Start-up circuit |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006031810A2 (en) * | 2004-09-10 | 2006-03-23 | Color Kinetics Incorporated | Power control methods and apparatus for variable loads |
CN101515717B (en) * | 2008-02-20 | 2012-07-18 | 建准电机工业股份有限公司 | Motor drive circuit with instant high-voltage protection |
US8842399B2 (en) * | 2010-04-20 | 2014-09-23 | Rf Micro Devices, Inc. | ESD protection of an RF PA semiconductor die using a PA controller semiconductor die |
CN102243521A (en) * | 2010-05-14 | 2011-11-16 | 鸿富锦精密工业(深圳)有限公司 | Mainboard power supply circuit |
CN102711307B (en) * | 2011-03-28 | 2015-03-11 | 海洋王照明科技股份有限公司 | Dimmable light-emitting diode (LED) drive circuit and lamp |
CN102832818B (en) * | 2011-06-16 | 2015-06-03 | 海洋王照明科技股份有限公司 | Constant-voltage power circuit based on single chip processor and constant-voltage power supply device |
CN102510608A (en) * | 2011-10-14 | 2012-06-20 | 晋城市环球利特光电技术有限公司 | High-power LED (light emitting diode) driving circuit |
US10476494B2 (en) * | 2017-03-20 | 2019-11-12 | Alpha And Omega Semiconductor (Cayman) Ltd. | Intelligent power modules for resonant converters |
CN207234393U (en) * | 2017-08-09 | 2018-04-13 | 安徽凯川电力保护设备有限公司 | Autonomous test overvoltage type monitoring device |
-
2019
- 2019-02-02 CN CN201910108136.7A patent/CN109687421B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN209419215U (en) * | 2019-02-02 | 2019-09-20 | 深圳莱福德科技股份有限公司 | Start-up circuit |
Also Published As
Publication number | Publication date |
---|---|
CN109687421A (en) | 2019-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8884594B2 (en) | Voltage regulator | |
US10756631B2 (en) | Integrated solution for multi-voltage generation with thermal protection | |
US20180145682A1 (en) | Positive and negative dc-dc converter for biasing rf circuits | |
US20230122458A1 (en) | Low dropout linear regulator and control circuit thereof | |
CN108430139B (en) | LED driving circuit with silicon controlled rectifier dimmer and control method thereof | |
US20150326219A1 (en) | Driving circuit for igbt module | |
US9634570B2 (en) | Multi-mode power converter and associated control method | |
CN106788368A (en) | For the driver of P-channel MOSFET | |
US9843318B2 (en) | Buffer circuit | |
US20080074364A1 (en) | Led controller and method therefor | |
CN108075755B (en) | Power module and control method thereof | |
US7211967B2 (en) | Strip light with constant current | |
US20100194465A1 (en) | Temperature compensated current source and method therefor | |
CN109687421B (en) | Start-up circuit | |
CN209419215U (en) | Start-up circuit | |
US20110089858A1 (en) | Load driving circuit and multi-load feedback circuit | |
CN110545032B (en) | Power transistor module and voltage conversion circuit integrating starting function | |
TW201339784A (en) | Voltage stabilizing circuit and electronic device | |
CN219247818U (en) | PWM signal output protection circuit and intelligent ignition coil drive | |
CN111130321A (en) | Single-power-supply negative-voltage power switch tube driving circuit | |
CN217693775U (en) | Current-limiting constant current circuit composed of discrete devices | |
US12021493B1 (en) | Driving circuit for a switching transistor and a driving device including the same | |
CN105515357B (en) | A kind of DCDC current-limiting circuits | |
US11994887B2 (en) | Low dropout linear regulator with high power supply rejection ratio | |
KR101746462B1 (en) | Constant Current Circuit of High Efficiency |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |