CN109120143B - Method, main controller and system for controlling power on and power off - Google Patents
Method, main controller and system for controlling power on and power off Download PDFInfo
- Publication number
- CN109120143B CN109120143B CN201810829403.5A CN201810829403A CN109120143B CN 109120143 B CN109120143 B CN 109120143B CN 201810829403 A CN201810829403 A CN 201810829403A CN 109120143 B CN109120143 B CN 109120143B
- Authority
- CN
- China
- Prior art keywords
- power
- controller
- control information
- controlling
- serial port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 22
- 238000010586 diagram Methods 0.000 description 8
- 230000006854 communication Effects 0.000 description 6
- 238000004891 communication Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- 230000003993 interaction Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000004377 microelectronic Methods 0.000 description 2
- 101000746134 Homo sapiens DNA endonuclease RBBP8 Proteins 0.000 description 1
- 101000969031 Homo sapiens Nuclear protein 1 Proteins 0.000 description 1
- 102100021133 Nuclear protein 1 Human genes 0.000 description 1
- 230000007175 bidirectional communication Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000007474 system interaction Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/36—Means for starting or stopping converters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Direct Current Feeding And Distribution (AREA)
- Power Sources (AREA)
Abstract
The invention discloses a method, a main controller and a system for controlling power-on and power-off, wherein the method comprises the following steps: the master controller sends power-on and power-off control information for controlling the slave controller to a second serial port of the integrated south bridge PCH, and a complex programmable logic device CPLD on the master controller reads the power-on and power-off control information through a low pin count LPC interface and sends the power-on and power-off control information to the CPLD on the slave controller; the first serial port of the PCH correspondingly prints log information; and controlling the power-on or power-off of each DC-DC converter on the slave controller by the CPLD of the slave controller according to the power-on and power-off control information. The method can control the power-on or power-off of each DC-DC converter on the slave controller in real time according to the power-on and power-off control information of the master controller.
Description
Technical Field
The invention relates to the technical field of chip power supply control, in particular to a method, a main controller and a system for controlling power on and power off.
Background
At present, the framework of the double-end controller is often used in the storage system to provide the redundancy function of the controller and ensure the safety of data, so the information interaction and synchronization between the double-end controllers are very important. A dual-end controller generally includes a master controller and a slave controller, and an information channel between the master controller and the slave controller is PCIe (Peripheral Component Interconnect Express) NTB (Non-transparent bridging) which is relatively common.
Referring to fig. 1, a general block diagram of a master controller and a slave controller of the prior art is shown.
The first CPU101 is connected to the non-transparent bridge 102 through PCIe; the second CPU201 is connected to the non-transparent bridge 202 via PCIe; non-transparent bridge 102 and non-transparent bridge 202 communicate data over PCIe. It should be noted that data transmitted by using PCIe is actually transmitted between the first CPU101 and the second CPU102, which belongs to interaction of upper layer information, and to meet requirements of lower layers such as powering on and powering off a single controller, high-investment and high-time-consuming software development work is required, which is often not compensated.
Disclosure of Invention
In order to solve the above technical problems in the prior art, the present invention provides a method, a master controller and a system for controlling power-on and power-off, which can control power-on or power-off of each DC-DC converter on the slave controller in real time according to power-on and power-off control information of the master controller.
The invention provides a method for controlling power on and power off, which is applied to the following two controllers working in redundancy: a first controller and a second controller; the first controller is used as a master controller, and the second controller is used as a slave controller;
the master controller sends power-on and power-off control information for controlling the slave controller to a second serial port of the integrated south bridge PCH, and a complex programmable logic device CPLD on the master controller reads the power-on and power-off control information through a low pin count LPC interface and sends the power-on and power-off control information to the CPLD on the slave controller; the first serial port of the PCH correspondingly prints log information; and controlling the power-on or power-off of each DC-DC converter on the slave controller by the CPLD of the slave controller according to the power-on and power-off control information.
Preferably, the master controller sends power-on and power-off control information for controlling the slave controller to a second serial port of the PCH through a direct media interface DMI.
Preferably, the power on/off control information includes an addressing space and power on/off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
The embodiment of the invention provides a main controller for controlling power on and power off, which is applied to the following two controllers for redundant work: a first controller and a second controller; the first controller is used as a master controller, and the second controller is used as a slave controller;
the main controller includes: CPU, PCH, LPC, and CPLD;
the CPU sends power-on and power-off control information for controlling the slave controller to a second serial port of the PCH, and the CPLD reads the power-on and power-off control information through an LPC (linear predictive coding) interface and sends the power-on and power-off control information to the CPLD on the slave controller; the first serial port of the PCH correspondingly prints log information; and enabling the CPLD of the slave controller to control the power-on or power-off of each DC-DC converter on the slave controller according to the power-on and power-off control information.
Preferably, the main controller further comprises: DMI;
and the CPU sends power-on and power-off control information for controlling the slave controller to a second serial port of the PCH through the DMI.
Preferably, the power on/off control information includes an addressing space and power on/off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
The embodiment of the invention also provides a system for controlling power on and power off, which is characterized by comprising the following two controllers which are in redundant work: a first controller and a second controller; the first controller is used as a master controller, and the second controller is used as a slave controller;
the master controller is used for sending power-on and power-off control information for controlling the slave controller to a second serial port of the integrated south bridge PCH, and a complex programmable logic device CPLD on the master controller reads the power-on and power-off control information through a low pin count LPC interface and sends the power-on and power-off control information to a CPLD on the slave controller; the first serial port of the PCH correspondingly prints log information;
and the CPLD on the slave controller controls the power-on or power-off of each direct current-direct current DC-DC converter on the slave controller according to the power-on and power-off control information.
Preferably, the master controller sends power-on and power-off control information for controlling the slave controller to a second serial port of the PCH through a direct media interface DMI.
Preferably, the power-on and power-off control information includes an addressing space and power-on and power-off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
Preferably, the CPLD of the master controller monitors the second serial port in real time, and reads the power-on and power-off control information when the power-on and power-off control information is monitored.
Compared with the prior art, the invention has at least the following advantages:
in the prior art, because data transmission between the master controller and the slave controllers belongs to interaction of upper-layer information, if the needs of lower layers such as power on and power off of a single controller are needed, high-investment and high-time-consuming software development work is needed, and the software development work is often not paid for. The method provided by the invention is that the master controller sends the power-on and power-off control information for controlling the slave controller to the second serial port of the integrated south bridge PCH, and the CPLD on the master controller reads the power-on and power-off control information through the low pin count LPC interface and sends the power-on and power-off control information to the CPLD on the slave controller; so that the CPLD of the slave controller controls the power-on or power-off of each DC-DC converter on the slave controller according to the power-on and power-off control information. A first serial port of the PCH correspondingly prints log information; however, the idle second serial port of the PCH is not applied, and the power-on and power-off control information is transmitted by the second serial port of the PCH, so that the scheme effectively utilizes the existing hardware resources, realizes the power-on and power-off control of the master controller on the slave controller, and is easy to popularize and realize.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments described in the present application, and other drawings can be obtained by those skilled in the art without creative efforts.
FIG. 1 is a general block diagram of a master controller and a slave controller of the prior art provided herein;
fig. 2 is a flowchart of a method for controlling power on and power off according to an embodiment of the present disclosure;
fig. 3 is a structural diagram of a main controller for controlling power on and power off according to an embodiment of the present disclosure;
fig. 4 is a block diagram of another main controller for controlling power on and power off according to an embodiment of the present application;
fig. 5 is a structural diagram of a system for controlling power on and power off according to an embodiment of the present application.
Detailed Description
In order to make the technical solutions of the present invention better understood, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 2, the figure is a flowchart of a method for controlling power up and power down according to an embodiment of the present application.
The method for controlling power on and power off provided by the embodiment comprises the following steps:
s201: the master controller sends power-on and power-off control information for controlling the slave controller to a second serial port of the integrated south bridge PCH;
in the present embodiment, the South Bridge (South Bridge) is generally an important component of the motherboard chipset, and mainly responsible for controlling some peripheral interfaces such as I/O interfaces, controlling and additional functions of IDE (Integrated Drive Electronics) devices, and so on, where pch (platform Controller hub) is the South Bridge of intel corporation.
In this embodiment, a Serial Interface (Serial Interface) is called a Serial port for short, and is also called a Serial communication Interface or a Serial communication Interface (generally referred to as a COM Interface), which is an extended Interface adopting a Serial communication mode. The serial interface means that data are transmitted sequentially bit by bit, and is characterized in that a communication line is simple, and bidirectional communication can be realized only by a pair of transmission lines (a telephone line can be directly used as the transmission line), so that the cost is greatly reduced. A COM port, i.e. a first serial port, also called COM1 port, is led out from the general motherboard. The mainboard is also internally provided with a COM port, namely a second serial port, also called COM2 port. The second serial port is generally led out from a contact pin on the mainboard, the conventional COM2 port is in an idle state, the utilization rate is low, the second serial port is used for transmitting power-on and power-off control information in the embodiment of the application, idle resources are fully utilized, and the cost and the difficulty for controlling the power-on and power-off functions are reduced.
Preferably, the master controller sends power-on and power-off control information for controlling the slave controller to a second serial port of the PCH through a direct media interface DMI.
In this embodiment, a DMI (Direct Media Interface) is a bus developed by intel corporation for connecting north and south bridges of a motherboard, and adopts a point-to-point connection manner.
Preferably, the power on/off control information includes an addressing space and power on/off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
The addressing space generally refers to that a CPU addresses a memory, data are regularly stored in the memory, the CPU needs to know where the data are stored when the CPU needs to extract the data during operation, and a targeted search is needed at the moment, so that the addressing space is called as addressing, all peripheral devices are provided with the addressing space in a PCH, and the addressing space of a second serial port is 02F 8-02 FF.
The DC-DC converter (DC-DC converter) is a device for converting an electric energy of one voltage value into an electric energy of another voltage value in a DC circuit, and is formed by assembling a small surface-mount integrated circuit and a micro electronic device into a whole by using a microelectronic technology, and is commonly used as a switching power supply or a switching regulator.
The power-up and power-down sequence can refer to the power-up and power-down time sequence of each DC-DC converter, and whether the DC-DC converter can power up and power down according to the correct sequence directly influences whether the function of the controller can be normally realized.
The power-on and power-off categories comprise power-on and power-off, and the power-on can mean power-on, namely, starting to work; powering down may mean powering down, i.e., stopping operation.
S202: and a complex programmable logic device CPLD on the master controller reads the power-on and power-off control information through a low pin count LPC interface and sends the power-on and power-off control information to a CPLD on the slave controller.
In this embodiment, a CPLD (Complex Programmable Logic Device) can generate a specific circuit structure according to the needs by a user to complete a specific function.
In this embodiment, LPC (Low Pin Count interface) is a 33MHz, 4bit parallel bus protocol based on intel standard, and can be used as a bus for connecting devices such as integrated south bridge, Super IO, and BIOS (Basic Input Output System).
It should be noted that the CPLD on the master controller and the CPLD on the slave controller may be connected via a Serial Communication Protocol (Serial Communication Protocol), and the CPLD on the master controller may be connected via the LPC to the integrated south bridge, so that the CPLD on the master controller may monitor an addressing space of information transmitted on the LPC in real time, and when the addressing space of information transmitted on the LPC is found to correspond to the second Serial port, the information is read, and the read power-on and power-off control information is transmitted to the CPLD of the opposite-end controller by the CPLD on the master controller.
S203: the first port of the PCH corresponds to print log information.
The PCH may transmit print log information using an LPC bus, and the LPC may output the print log using a first port by connecting a Super IO chip or a BMC (Baseboard Management Controller), and may finally obtain the print log using the first port or use the print log for system interaction.
S204: and the CPLD of the slave controller controls the power-on or power-off of each DC-DC converter on the slave controller according to the power-on and power-off control information.
By the method for controlling power up and power down provided by the embodiment of the application, power up and power down of each DC-DC converter on the slave controller can be controlled by the master controller sending power up and power down control information to the slave controller.
It should be noted that the master controller and the slave controller can exchange identities, and the master controller and the slave controller generally use the same chip.
Based on the method for controlling power on and power off provided by the above embodiment, the embodiment of the present invention further provides a main controller for controlling power on and power off, which is described in detail below with reference to the accompanying drawings.
Referring to fig. 3, the figure is a structural diagram of a main controller for controlling power on and power off according to an embodiment of the present application.
In this embodiment, the host controller 300 includes a first CPU301, an integrated south bridge 302, a low pin count interface 303, and a complex programmable logic device 304.
The first CPU301 sends power-on and power-off control information for controlling the slave controller to the second serial port of the integrated south bridge 302, and the complex programmable logic device 304 reads the power-on and power-off control information through the low pin number interface 303 and sends the power-on and power-off control information to the complex programmable logic device 304 on the slave controller; the first serial port of the integrated south bridge 302 correspondingly prints log information; so that the complex programmable logic device 304 of the slave controller controls the power-on or power-off of each DC-DC converter on the slave controller according to the power-on and power-off control information.
Preferably, the power on/off control information includes an addressing space and power on/off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
By the master controller for controlling power up and power down provided by the embodiment of the application, power up and power down of each DC-DC converter on the slave controller can be controlled by sending power up and power down control information to the slave controller through the master controller.
Referring to fig. 4, the figure is a structural diagram of another main controller for controlling power on and power off provided in the embodiment of the present application.
In this embodiment, the host controller 400 includes a first CPU401, an integrated south bridge 403, a low pin count interface 404, a complex programmable logic device 405, and a direct media interface 402;
the first CPU401 sends the power on/off control information for controlling the slave controller to the second serial port of the integrated south bridge 403 through the direct media interface 402.
The first CPU401 sends power on and power off control information for controlling the slave controller to the second serial port of the integrated south bridge 403, and the complex programmable logic device 405 reads the power on and power off control information through the low pin count interface 403 and sends the power on and power off control information to the complex programmable logic device 405 on the slave controller; the first serial port of the integrated south bridge 403 correspondingly prints log information; so that the complex programmable logic device 405 of the slave controller controls the power-up or power-down of each DC-DC converter on the slave controller according to the power-up and power-down control information.
Preferably, the power on/off control information includes an addressing space and power on/off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
Preferably, the complex programmable logic device 405 of the main controller monitors the second serial port in real time, and reads the power-on and power-off control information when the power-on and power-off control information is monitored.
Based on the method and the controller for controlling power on and power off provided by the above embodiments, the embodiments of the present invention further provide a system for controlling power on and power off, which is described in detail below with reference to the accompanying drawings.
Referring to fig. 5, the figure is a block diagram of a system for controlling power on and power off according to an embodiment of the present application.
In this embodiment, the following two controllers are included that operate redundantly: a first controller and a second controller; wherein, the first controller is used as a master controller 500a, and the second controller is used as a slave controller 500 b;
the master controller 500a is configured to send power-on and power-off control information for controlling the slave controller to a second serial port of the south bridge 503a integrated with the master controller 500a, and the complex programmable logic device 505a on the master controller 500a reads the power-on and power-off control information through the low pin count interface 504a and sends the power-on and power-off control information to the complex programmable logic device 505b on the slave controller; the first serial port of the integrated south bridge 503a correspondingly prints log information;
and the complex programmable logic device 505b on the slave controller 500b controls the power-on or power-off of each direct current-direct current DC-DC converter on the slave controller according to the power-on and power-off control information.
Preferably, the master controller 500a sends power-on and power-off control information for controlling the slave controller to the second serial port of the integrated south bridge 503a through the direct media interface 502 a.
Preferably, the power-on and power-off control information includes an addressing space and power-on and power-off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
Preferably, the complex programmable logic device 505a of the main controller 500a monitors the second serial port in real time, and reads the power-on and power-off control information when the power-on and power-off control information is monitored.
It should be noted that the complex programmable logic device 505a of the main controller 500a monitors the power-up and power-down control information by monitoring the addressing space of the transmission information on the low pin count interface 504a, and when information corresponding to the second serial addressing space appears, the complex programmable logic device 505a of the main controller 500a can read the information.
By the system for controlling power up and power down provided by the embodiment of the application, power up and power down of each DC-DC converter on the slave controller can be controlled by the master controller sending power up and power down control information to the slave controller.
It should be noted that the system for controlling power up and power down provided in the embodiment of the present application utilizes the second Serial port and the data channel of the complex programmable logic device, and the data channel may be used to transmit not only power up and power down control information, but also synchronization information between systems, for example, the complex programmable logic device is connected to an Inter-Integrated Circuit (IIC) device or an SPI (Serial Peripheral Interface) device, and the system layer application may directly send data to the IIC device or the SPI device.
It should be understood that in the present application, "at least one" means one or more, "a plurality" means two or more. "and/or" for describing an association relationship of associated objects, indicating that there may be three relationships, e.g., "a and/or B" may indicate: only A, only B and both A and B are present, wherein A and B may be singular or plural. The character "/" generally indicates that the former and latter associated objects are in an "or" relationship. "at least one of the following" or similar expressions refer to any combination of these items, including any combination of single item(s) or plural items. For example, at least one (one) of a, b, or c, may represent: a, b, c, "a and b", "a and c", "b and c", or "a and b and c", wherein a, b, c may be single or plural.
The foregoing is merely a preferred embodiment of the invention and is not intended to limit the invention in any manner. Although the present invention has been described with reference to the preferred embodiments, it is not intended to be limited thereto. Those skilled in the art can make numerous possible variations and modifications to the present teachings, or modify equivalent embodiments to equivalent variations, without departing from the scope of the present teachings, using the methods and techniques disclosed above. Therefore, any simple modification, equivalent change and modification made to the above embodiments according to the technical essence of the present invention are still within the scope of the protection of the technical solution of the present invention, unless the contents of the technical solution of the present invention are departed.
Claims (8)
1. A method of controlling power up and down, characterized by the following two controllers applied to redundant operation: a first controller and a second controller; the first controller is used as a master controller, and the second controller is used as a slave controller;
the master controller sends power-on and power-off control information for controlling the slave controller to a second serial port of the integrated south bridge PCH, and a complex programmable logic device CPLD on the master controller reads the power-on and power-off control information through a low pin count LPC interface and sends the power-on and power-off control information to the CPLD on the slave controller; the first serial port of the PCH correspondingly prints log information; enabling the CPLD of the slave controller to control the power-on or power-off of each DC-DC converter on the slave controller according to the power-on and power-off control information;
the method for controlling power on and power off is characterized in that the master controller sends power on and power off control information for controlling the slave controller to a second serial port of the PCH through a direct media interface DMI;
the method for controlling power on and power off is characterized in that the power on and power off control information comprises an addressing space and power on and power off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
2. A main controller for controlling power-on and power-off is characterized by being applied to the following two controllers which work redundantly: a first controller and a second controller; the first controller is used as a master controller, and the second controller is used as a slave controller;
the main controller includes: CPU, PCH, LPC, and CPLD;
the CPU sends power-on and power-off control information for controlling the slave controller to a second serial port of the PCH, and the CPLD reads the power-on and power-off control information through an LPC (linear predictive coding) interface and sends the power-on and power-off control information to the CPLD on the slave controller; the first serial port of the PCH correspondingly prints log information; enabling the CPLD of the slave controller to control the power-on or power-off of each DC-DC converter on the slave controller according to the power-on and power-off control information;
the method for controlling power on and power off is characterized in that the master controller sends power on and power off control information for controlling the slave controller to a second serial port of the PCH through a direct media interface DMI;
the method for controlling power on and power off is characterized in that the power on and power off control information comprises an addressing space and power on and power off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
3. The master controller of claim 2, further comprising: DMI;
and the CPU sends power-on and power-off control information for controlling the slave controller to a second serial port of the PCH through the DMI.
4. The master controller according to claim 2 or 3, wherein the power-on and power-off control information comprises an addressing space and power-on and power-off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
5. A system for controlling power up and power down, comprising the following two controllers operating redundantly: a first controller and a second controller; the first controller is used as a master controller, and the second controller is used as a slave controller;
the master controller is used for sending power-on and power-off control information for controlling the slave controller to a second serial port of the integrated south bridge PCH, and a complex programmable logic device CPLD on the master controller reads the power-on and power-off control information through a low pin count LPC interface and sends the power-on and power-off control information to a CPLD on the slave controller; the first serial port of the PCH correspondingly prints log information;
and the CPLD on the slave controller controls the power-on or power-off of each direct current-direct current DC-DC converter on the slave controller according to the power-on and power-off control information.
6. The system of claim 5, wherein the master controller sends power-up and power-down control information for controlling the slave controller to the second serial port of the PCH via a Direct Media Interface (DMI).
7. The system for controlling power on and power off as claimed in claim 5 or 6, wherein the power on and power off control information comprises addressing space and power on and power off information corresponding to the second serial port; the power-on and power-off information comprises power-on and power-off categories and power-on and power-off time sequences of the DC-DC converters; the power up and power down categories include power up and power down.
8. The system according to claim 7, wherein the CPLD of the master controller monitors the second serial port in real time, and reads the power-on and power-off control information when the power-on and power-off control information is monitored.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810829403.5A CN109120143B (en) | 2018-07-25 | 2018-07-25 | Method, main controller and system for controlling power on and power off |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810829403.5A CN109120143B (en) | 2018-07-25 | 2018-07-25 | Method, main controller and system for controlling power on and power off |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109120143A CN109120143A (en) | 2019-01-01 |
CN109120143B true CN109120143B (en) | 2021-08-10 |
Family
ID=64863553
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810829403.5A Active CN109120143B (en) | 2018-07-25 | 2018-07-25 | Method, main controller and system for controlling power on and power off |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109120143B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115905072A (en) * | 2021-08-12 | 2023-04-04 | 华为技术有限公司 | Computer system, control method based on PCIe device and related device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101187830A (en) * | 2007-12-27 | 2008-05-28 | 华为技术有限公司 | Power off protection method, device and logic device and storage system |
CN105549706A (en) * | 2015-12-11 | 2016-05-04 | 华为技术有限公司 | Method, device and system for warmly restarting server |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102147640A (en) * | 2010-02-05 | 2011-08-10 | 英业达股份有限公司 | Server with a plurality of main boards |
CN102361450B (en) * | 2011-07-07 | 2015-01-21 | 上海华为技术有限公司 | Programmable logic device |
CN107656856B (en) * | 2017-09-25 | 2020-06-16 | 苏州浪潮智能科技有限公司 | CPLD-based system state display method and device |
-
2018
- 2018-07-25 CN CN201810829403.5A patent/CN109120143B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101187830A (en) * | 2007-12-27 | 2008-05-28 | 华为技术有限公司 | Power off protection method, device and logic device and storage system |
CN105549706A (en) * | 2015-12-11 | 2016-05-04 | 华为技术有限公司 | Method, device and system for warmly restarting server |
Also Published As
Publication number | Publication date |
---|---|
CN109120143A (en) | 2019-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN207367115U (en) | A kind of server master board and server based on Feiteng processor | |
CN102662904B (en) | Plug-and-play system based on controller area network (CAN) bus and design method thereof | |
EP1899789A2 (en) | Method and system for controlling and monitoring an array of point-of-load regulators | |
CN205139890U (en) | Two memory system that live of two accuses based on X86 framework | |
CN102478800A (en) | System and method for monitoring electric power sequential signals | |
US20140136829A1 (en) | Method, Network Card, and Hard Disk Card for Accessing Shut-Down Hard Disk | |
CN103136048A (en) | Computer system | |
CN203554493U (en) | Server remote management interface system | |
CN109120143B (en) | Method, main controller and system for controlling power on and power off | |
TWI376592B (en) | Computer system | |
TW201416865A (en) | External storage device and driving method thereof | |
US10965148B1 (en) | Datacenter backup power management | |
CN102768561A (en) | Design method for twinbridge piece mainboard redundancy | |
CN102445981B (en) | Data transmission system and data transmission method | |
CN214384911U (en) | Train network communication device and system | |
CN112445751B (en) | Computer host interface board suitable for multi-mode redundant system | |
CN211089837U (en) | MQTT-based modular embedded edge integrated control terminal | |
CN202838323U (en) | Shipping operating parameter storing device | |
CN114924998B (en) | Memory information reading device and method, computing device motherboard, device and medium | |
CN102023959A (en) | Communication conversion bridge set based on USB-HID (universal serial bus-human input device) protocol | |
CN109753472B (en) | Data processing method and device | |
CN210895050U (en) | A control circuit for wisdom lavatory | |
CN203014814U (en) | ONU (Optical Network Unit) for three-network convergence | |
CN114363728A (en) | Electronic equipment and method for preventing current from flowing backwards | |
CN103577359B (en) | Support system and the method for managing power supply thereof of dual master control device access interface device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |