CN107818916B - Preparation method of front metal electrode structure of crimping type IGBT device - Google Patents
Preparation method of front metal electrode structure of crimping type IGBT device Download PDFInfo
- Publication number
- CN107818916B CN107818916B CN201711017467.7A CN201711017467A CN107818916B CN 107818916 B CN107818916 B CN 107818916B CN 201711017467 A CN201711017467 A CN 201711017467A CN 107818916 B CN107818916 B CN 107818916B
- Authority
- CN
- China
- Prior art keywords
- metal
- metal electrode
- electrode layer
- igbt
- deposition substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000002184 metal Substances 0.000 title claims abstract description 105
- 238000002788 crimping Methods 0.000 title claims abstract description 20
- 238000002360 preparation method Methods 0.000 title claims abstract description 17
- 238000001465 metallisation Methods 0.000 claims abstract description 70
- 239000000758 substrate Substances 0.000 claims abstract description 51
- 238000000034 method Methods 0.000 claims abstract description 29
- 238000000151 deposition Methods 0.000 claims abstract description 9
- 238000002161 passivation Methods 0.000 claims abstract description 7
- 235000012431 wafers Nutrition 0.000 claims description 28
- 230000004913 activation Effects 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 4
- 239000011521 glass Substances 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 3
- 230000000149 penetrating effect Effects 0.000 claims description 3
- 238000000206 photolithography Methods 0.000 abstract description 8
- 230000008021 deposition Effects 0.000 abstract description 2
- 238000005516 engineering process Methods 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 69
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 3
- 238000003825 pressing Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 229910020776 SixNy Inorganic materials 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
本发明涉及一种压接式IGBT器件正面压接金属电极结构的制备方法,其包括如下步骤:步骤1、提供制备有正面元胞结构的IGBT晶圆;步骤2、将金属淀积基片键合在连接金属电极层上;步骤3、在上述金属淀积基片上方淀积所需的金属,所述淀积的金属通过金属淀积图形与连接金属电极层电连接;步骤4、将金属淀积基片与连接金属电极层分离;步骤5、在上述IGBT晶圆正面制备所需的钝化层。本发明工艺步骤简单,与现有工艺兼容,能有效实现压接式IGBT器件正面上压接金属电极层的制备,可以省掉压接式IGBT器件上压接金属电极层的光刻加工工序,有效缩短压接式IGBT器件的加工周期,降低加工成本,安全可靠。
The present invention relates to a method for preparing a front-side crimping metal electrode structure of a crimping IGBT device, which comprises the following steps: step 1, providing an IGBT wafer prepared with a front-side cell structure; step 2, depositing metal on a substrate key is combined on the connecting metal electrode layer; step 3, depositing the required metal on the above-mentioned metal deposition substrate, and the deposited metal is electrically connected to the connecting metal electrode layer through the metal deposition pattern; step 4, depositing the metal The deposition substrate is separated from the connecting metal electrode layer; step 5, a required passivation layer is prepared on the front side of the above-mentioned IGBT wafer. The invention has simple process steps, is compatible with the existing technology, can effectively realize the preparation of the crimped metal electrode layer on the front side of the crimped IGBT device, and can save the photolithography process of crimped the metal electrode layer on the crimped IGBT device. Effectively shorten the processing cycle of the crimp IGBT device, reduce the processing cost, and be safe and reliable.
Description
技术领域technical field
本发明涉及一种制备方法,尤其是一种压接式IGBT器件正面压接金属电极结构的制备方法,属于微电子的技术领域。The invention relates to a preparation method, in particular to a preparation method of a front-side crimping metal electrode structure of a crimping IGBT device, and belongs to the technical field of microelectronics.
背景技术Background technique
IGBT(Insulated Gate Bipolar Transistor,绝缘栅双极型晶体管)是一种压控型功率器件,兼有MOSFET(Metal-Oxide-Semiconductor Field-Effect Transistor,金属-氧化物半导体场效应晶体管)的高输入阻抗和BJT(Bipolar Junction Transistor,双极结型晶体管)的低导通压降两方面的优点,由于IGBT器件具有驱动功率小而饱和压降低的优点,目前IGBT器件作为一种高压开关被广泛应用到各个领域。IGBT (Insulated Gate Bipolar Transistor, Insulated Gate Bipolar Transistor) is a voltage-controlled power device with high input impedance of MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor, Metal-Oxide Semiconductor Field-Effect Transistor). and BJT (Bipolar Junction Transistor, Bipolar Junction Transistor) two advantages of low on-voltage drop, because IGBT devices have the advantages of small driving power and reduced saturation voltage, IGBT devices are widely used as a high-voltage switch. each field.
压接式IGBT相对于传统的焊接式IGBT封装形式,不需要芯片焊接,避免了引线的绑定,可以减少电路的寄生电感;压接式IGBT模块可以双面散热,散热效率更高,可靠性更好。压接式IGBT模块拓宽了焊接式IGBT模块的应用领域。Compared with the traditional welding IGBT package, the crimp IGBT does not need chip welding, avoids the binding of leads, and can reduce the parasitic inductance of the circuit; the crimp IGBT module can dissipate heat on both sides, with higher heat dissipation efficiency and reliability. better. The crimped IGBT module broadens the application field of the welded IGBT module.
压接式应用中IGBT芯片需要承受压力(8-65kN之间),这个压力会对芯片结构产生影响进而影响其电特性,因此针对应用于压接式封装的IGBT芯片需作特殊设计,尽量减少压力对电特性的影响。目前国际上通用的方法之一是在IGBT芯片上设计特殊的压接区域,但对IGBT芯片的浪费过大;另外通用的办法有:在传统IGBT芯片正面电极上增加一层软金属,以增加金属厚度,利用增加厚度金属的延展性对芯片受力起一定缓冲作用;其中,增加的金属主要形成压接金属电极层,原有的金属层形成连接金属电极层,通过连接金属电极层能形成压接式IGBT正面元胞的连接引出电极。In crimping applications, IGBT chips need to withstand pressure (between 8-65kN). This pressure will affect the structure of the chip and then affect its electrical characteristics. Therefore, special design is required for IGBT chips used in crimping packaging to minimize The effect of pressure on electrical properties. At present, one of the common methods in the world is to design a special crimping area on the IGBT chip, but the waste of the IGBT chip is too large; another common method is: adding a layer of soft metal on the front electrode of the traditional IGBT chip to increase the The thickness of the metal, the ductility of the metal with the increased thickness plays a certain buffering effect on the force of the chip; among them, the increased metal mainly forms the crimping metal electrode layer, and the original metal layer forms the connecting metal electrode layer, which can be formed by connecting the metal electrode layer. The connection lead-out electrode of the front cell of the press-contact IGBT.
采用软金属增加金属厚度方案时,具体实施方案包括三种:其一,在金属电极完成后,进行二次金属的淀积、光刻工艺、金属刻蚀来制备得到软金属,但是此种方法需要在第二层金属淀积前先生长一层腐蚀阻挡层(一般为SixNy),需要增加一道光刻工艺,导致芯片加工周期延长、加工成本增高,具体工艺步骤如图2所示;其二,直接淀积厚金属,通过两次光刻工艺、金属刻蚀来完成,但是由于金属刻蚀一般是湿法刻蚀,两层金属的厚度不易控制,工艺精度要求较高,具体工艺步骤如图3所示;其三,两层金属采用两次生长两次光刻形成,两层金属刻蚀中间无需刻蚀阻挡层,具体工艺步骤如图4所示;此种方案相对于第一种来说,对工艺精度要求低,可以节省流片成本。从常规半导体工艺加工流程上来讲,方案三依然增加了一道光刻流程。When the soft metal is used to increase the thickness of the metal, there are three specific implementations: first, after the metal electrode is completed, the secondary metal deposition, photolithography process, and metal etching are performed to prepare the soft metal, but this method A corrosion barrier layer (usually SixNy) needs to be grown before the second layer of metal is deposited, and a photolithography process needs to be added, which leads to prolonged chip processing cycles and increased processing costs. The specific process steps are shown in Figure 2; the second , directly depositing thick metal, which is completed by two photolithography processes and metal etching. However, because metal etching is generally wet etching, the thickness of the two layers of metal is not easy to control, and the process accuracy is required to be high. The specific process steps are as follows As shown in Figure 3; thirdly, the two layers of metal are formed by two times of growth and two photolithography, and there is no need to etch a barrier layer in the middle of the two layers of metal etching. The specific process steps are shown in Figure 4; In other words, the requirement for process accuracy is low, which can save the cost of tape-out. In terms of the conventional semiconductor process process, the third solution still adds a lithography process.
综上,现有实现软金属的工艺,需要对压接式IGBT正面的两层金属电极进行两次生长两次光刻,而光刻加工工序成本高、生产周期长,不利于压接式IGBT晶圆的生产成本降低。To sum up, the existing process for realizing soft metal requires that two layers of metal electrodes on the front side of the crimp IGBT need to be grown twice and lithography twice, and the lithography process has high cost and long production cycle, which is not conducive to the crimp IGBT. The production cost of wafers is reduced.
发明内容SUMMARY OF THE INVENTION
本发明的目的是克服现有技术中存在的不足,提供一种压接式IGBT器件正面金属电极结构的制备方法,其工艺步骤简单,与现有工艺兼容,能有效实现压接式IGBT器件正面上压接金属电极层的制备,可以省掉压接式IGBT器件上压接金属电极层的光刻加工工序,有效缩短压接式IGBT器件的加工周期,降低加工成本,安全可靠。The purpose of the present invention is to overcome the deficiencies in the prior art, and to provide a method for preparing a front metal electrode structure of a crimp IGBT device, which has simple process steps, is compatible with the existing technology, and can effectively realize the front side of a crimp IGBT device. The preparation of the upper crimped metal electrode layer can save the photolithography process of the crimped metal electrode layer on the crimped IGBT device, effectively shorten the processing cycle of the crimped IGBT device, reduce the processing cost, and be safe and reliable.
按照本发明提供的技术方案,一种压接式IGBT器件正面金属电极结构的制备方法,所述正面金属电极结构的制备方法包括如下步骤:According to the technical solution provided by the present invention, a preparation method of a front metal electrode structure of a press-contact IGBT device, the preparation method of the front metal electrode structure comprises the following steps:
步骤1、提供制备有正面元胞结构的IGBT晶圆,在所述IGBT晶圆上还设置与正面元胞结构引出的连接金属电极层;Step 1, providing an IGBT wafer prepared with a front cell structure, and a connecting metal electrode layer drawn from the front cell structure is also provided on the IGBT wafer;
步骤2、提供具有金属淀积图形的金属淀积基片,并将所述金属淀积基片键合在连接金属电极层上;Step 2, providing a metal deposition substrate with a metal deposition pattern, and bonding the metal deposition substrate on the connecting metal electrode layer;
步骤3、在上述金属淀积基片上方淀积所需的金属,所述淀积的金属通过金属淀积图形与连接金属电极层电连接;
步骤4、将金属淀积基片与连接金属电极层分离,以得到与连接金属电极层电连接的压接金属电极层;Step 4, separating the metal deposition substrate from the connecting metal electrode layer to obtain a crimping metal electrode layer electrically connected to the connecting metal electrode layer;
步骤5、在上述IGBT晶圆正面制备所需的钝化层。
在IGBT晶圆正面制备所需的钝化层后,还包括IGBT晶圆的背面加工步骤,IGBT晶圆的背面加工步骤包括背面减薄、离子注入与激活、以及背面金属化。After the required passivation layer is prepared on the front side of the IGBT wafer, a backside processing step of the IGBT wafer is also included. The backside processing steps of the IGBT wafer include backside thinning, ion implantation and activation, and backside metallization.
所述金属淀积基片呈圆形,金属淀积基片上设置缺角或缺口,金属淀积基片上设置的缺角或缺口由晶圆来决定,与晶圆形状保持一致。The metal deposition substrate is circular, and the metal deposition substrate is provided with a missing corner or a gap, and the missing corner or gap provided on the metal deposition substrate is determined by the wafer and is consistent with the shape of the wafer.
所述金属淀积基片的材料包括玻璃。The material of the metal deposition substrate includes glass.
所述金属淀积基片的厚度为50μm~300μm。The thickness of the metal deposition substrate is 50 μm˜300 μm.
金属淀积图形包括若干贯通金属淀积基片的定位孔,淀积的金属穿过定位孔后能与连接金属电极层接触并电连接。金属淀积基片定位孔的设置与芯片上压接金属电极层的设计保持一致。The metal deposition pattern includes a plurality of positioning holes penetrating through the metal deposition substrate. After passing through the positioning holes, the deposited metal can be in contact with the connecting metal electrode layer and be electrically connected. The setting of the positioning holes of the metal deposition substrate is consistent with the design of the metal electrode layer crimped on the chip.
本发明的优点:金属淀积基片能键合在连接金属电极层上,利用金属淀积图形淀积金属,并在金属淀积基片与连接金属电极层分离后,能得到与连接金属电极层电连接的压接金属电极层,金属淀积基片与连接金属电极层分离后,能继续使用,工艺步骤简单,与现有工艺兼容,能有效实现压接式IGBT器件正面上压接金属电极层的制备,可以省掉压接式IGBT器件上压接金属电极层的光刻加工工序,有效缩短压接式IGBT器件的加工周期,降低加工成本,安全可靠。The advantages of the invention: the metal deposition substrate can be bonded on the connecting metal electrode layer, the metal deposition pattern is used to deposit metal, and after the metal deposition substrate is separated from the connecting metal electrode layer, the connecting metal electrode can be obtained The crimping metal electrode layer electrically connected to each other can be used continuously after the metal deposition substrate is separated from the connecting metal electrode layer, the process steps are simple, and it is compatible with the existing process, and can effectively realize the crimping metal on the front side of the crimping IGBT device. The preparation of the electrode layer can save the photolithography processing procedure of pressing the metal electrode layer on the pressing IGBT device, effectively shorten the processing cycle of the pressing IGBT device, reduce the processing cost, and be safe and reliable.
附图说明Description of drawings
图1为现有压接式IGBT器件的剖视图。FIG. 1 is a cross-sectional view of a conventional press-contact IGBT device.
图2为现有第一种制备工艺步骤流程图。Fig. 2 is a flow chart of the existing first preparation process steps.
图3为现有第二种制备工艺步骤流程图。Fig. 3 is the flow chart of the existing second preparation process steps.
图4为现有第三种制备工艺步骤流程图。FIG. 4 is a flow chart of the existing third preparation process steps.
图5为本发明的制备工艺步骤流程图。FIG. 5 is a flow chart of the preparation process steps of the present invention.
图6为本发明金属淀积基片的一种结构示意图。FIG. 6 is a schematic structural diagram of the metal deposition substrate of the present invention.
图7为本发明金属淀积基片的另一种结构示意图。FIG. 7 is another structural schematic diagram of the metal deposition substrate of the present invention.
附图标记说明:1-N型基区、2-N+缓冲区、3-P+集电区、4-P型基区、5-N+源区、6-场氧化层、7-导电多晶硅、8-层间介质层、9-连接金属电极层、10-压接金属电极层、11-集电极金属层、12-金属淀积基片、13-缺角、14-缺口以及15-栅氧化层。Description of reference numerals: 1-N-type base region, 2-N+ buffer region, 3-P+ collector region, 4-P-type base region, 5-N+ source region, 6-field oxide layer, 7-conductive polysilicon, 8 -Interlayer dielectric layer, 9-connecting metal electrode layer, 10-crimping metal electrode layer, 11-collector metal layer, 12-metal deposition substrate, 13-missing corner, 14-notch and 15-gate oxide layer .
具体实施方式Detailed ways
下面结合具体附图和实施例对本发明作进一步说明。The present invention will be further described below with reference to the specific drawings and embodiments.
如图5所示:为了能有效实现压接式IGBT器件正面上压接金属电极层的制备,可以省掉压接式IGBT器件上压接金属电极层的光刻加工工序,有效缩短压接式IGBT器件的加工周期,降低加工成本,本发明正面金属电极结构的制备方法包括如下步骤:As shown in Figure 5: In order to effectively realize the preparation of the crimped metal electrode layer on the front of the crimped IGBT device, the photolithography process of the crimped metal electrode layer on the crimped IGBT device can be omitted, and the crimped IGBT device can be effectively shortened. The processing cycle of the IGBT device reduces the processing cost, and the preparation method of the front metal electrode structure of the present invention comprises the following steps:
步骤1、提供制备有正面元胞结构的IGBT晶圆,在所述IGBT晶圆上还设置与正面元胞结构引出的连接金属电极层9;Step 1, providing an IGBT wafer prepared with a front cell structure, and a connecting metal electrode layer 9 leading out of the front cell structure is also provided on the IGBT wafer;
具体地,可以采用本技术领域常用的技术手段制备得到正面元胞结构以及连接金属电极层9,通过连接金属电极层9能形成IGBT晶圆的源电极,具体为本技术领域人员所熟知,此处不再赘述。Specifically, the front cell structure and the connecting metal electrode layer 9 can be prepared by using technical means commonly used in the technical field, and the source electrode of the IGBT wafer can be formed by connecting the metal electrode layer 9, which is well known to those skilled in the art. It is not repeated here.
如图1所示,正面元胞结构包括设置于N型基区1内的P型基区4,P型基区4内设有N+源区5,在N型基区1的正面表面设有场氧化层6和栅氧化层15,场氧化层6和栅氧化层15上设有导电多晶硅7,导电多晶硅7支撑于场氧化层6和栅氧化层15上,且导电多晶硅7还与P基区4中间隔着栅氧化层15。导电多晶硅7通过层间介质层8与连接金属电极层9绝缘隔离,连接金属电极层9与N+源区5以及P型基区4欧姆接触。As shown in FIG. 1 , the front-side cell structure includes a P-type base region 4 disposed in the N-type base region 1 , an
步骤2、提供具有金属淀积图形的金属淀积基片12,并将所述金属淀积基片12键合在连接金属电极层9上;Step 2, providing a
具体地,金属淀积基片12呈圆形,金属淀积基片12上设置缺角13或缺口14。图6中,金属淀积基片12为设置缺角13的示意图,图7中,金属淀积基片12为设置缺口14的示意图,具体实施时,金属淀积基片12上设置缺角13或缺口14的情况,主要与压接式IGBT晶圆的形状相关,金属淀积基片12上设置缺角13或缺口14能与压接式IGBT晶圆的形状相一致。金属淀积基片12的形状与压接式IGBT晶圆的形状相一致后,在进行金属淀积时,淀积的金属只会通过金属淀积图形与连接金属电极层9接触并电连接,不会影响压接式IGBT晶圆正面上方连接金属电极层9其余位置的连接状态。Specifically, the
具体实施时,所述金属淀积基片12的材料包括玻璃。所述金属淀积基片12的厚度为50μm~300μm。金属淀积图形包括若干贯通金属淀积基片12的定位孔,所述定位孔贯通金属淀积基片12,定位孔在金属淀积基片上呈周期性的重复或规则分布,定位孔在金属淀积基片12上的区域位置、开口面积、形状以及间距等均根据压接式IGBT晶圆正上方压接金属电极层的设计进行确定,具体为本技术领域人员所熟知,此处不再赘述。In a specific implementation, the material of the
步骤3、在上述金属淀积基片12上方淀积所需的金属,所述淀积的金属通过金属淀积图形与连接金属电极层9电连接;
具体地,淀积的金属材料以及淀积的工艺条件等均与现有相同,具体为本技术领域人员所熟知,此处不再赘述。由于金属淀积图形的存在,淀积的金属能穿过金属淀积图形与连接金属电极层9电连接。Specifically, the deposited metal material and the deposition process conditions are the same as those in the prior art, which are well known to those skilled in the art, and will not be repeated here. Due to the existence of the metal deposition pattern, the deposited metal can be electrically connected to the connecting metal electrode layer 9 through the metal deposition pattern.
步骤4、将金属淀积基片12与连接金属电极层9分离,以得到与连接金属电极层9电连接的压接金属电极层10;Step 4, separating the
具体地,金属淀积基片12采用本技术领域常用的技术手段实现与连接金属电极层9的键合与分离,金属淀积基片12与连接金属电极层9分离后,能得到压接金属电极层10,压接金属电极层10的分布与金属淀积图形相一致。金属淀积基片12与连接金属电极层9分离后,还可以继续用于其他IGBT器件的压接金属电极层10的制备,只要金属淀积基片12的金属淀积图形与所需的压接金属电极层10适配即可。Specifically, the
步骤5、在上述IGBT晶圆正面制备所需的钝化层。
具体地,在IGBT晶圆正面制备所需的钝化层后,还包括IGBT晶圆的背面加工步骤,IGBT晶圆的背面加工步骤包括背面减薄、离子注入与激活、以及背面金属化。背面的减薄包括采用机械研磨减薄等工艺,在离子注入与激活后,在IGBT晶圆背面得到N+缓冲区2以及P+集电区3,金属化后得到集电极金属11,集电极金属11与P+集电区3欧姆接触。Specifically, after the required passivation layer is prepared on the front side of the IGBT wafer, a backside processing step of the IGBT wafer is also included. The backside processing steps of the IGBT wafer include backside thinning, ion implantation and activation, and backside metallization. The thinning of the back includes the use of mechanical grinding and thinning. After ion implantation and activation, the N+ buffer area 2 and the
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711017467.7A CN107818916B (en) | 2017-10-26 | 2017-10-26 | Preparation method of front metal electrode structure of crimping type IGBT device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711017467.7A CN107818916B (en) | 2017-10-26 | 2017-10-26 | Preparation method of front metal electrode structure of crimping type IGBT device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107818916A CN107818916A (en) | 2018-03-20 |
CN107818916B true CN107818916B (en) | 2020-03-17 |
Family
ID=61604156
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711017467.7A Active CN107818916B (en) | 2017-10-26 | 2017-10-26 | Preparation method of front metal electrode structure of crimping type IGBT device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107818916B (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN204424217U (en) * | 2014-12-31 | 2015-06-24 | 国家电网公司 | A kind of metal electrode manufacturing installation |
CN105225996A (en) * | 2015-09-18 | 2016-01-06 | 江苏中科君芯科技有限公司 | There is the IGBT device back process of diode-built-in |
CN105374697A (en) * | 2014-08-29 | 2016-03-02 | 无锡华润上华半导体有限公司 | Method for forming front metal pattern of device |
-
2017
- 2017-10-26 CN CN201711017467.7A patent/CN107818916B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105374697A (en) * | 2014-08-29 | 2016-03-02 | 无锡华润上华半导体有限公司 | Method for forming front metal pattern of device |
CN204424217U (en) * | 2014-12-31 | 2015-06-24 | 国家电网公司 | A kind of metal electrode manufacturing installation |
CN105225996A (en) * | 2015-09-18 | 2016-01-06 | 江苏中科君芯科技有限公司 | There is the IGBT device back process of diode-built-in |
Also Published As
Publication number | Publication date |
---|---|
CN107818916A (en) | 2018-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112786587B (en) | A silicon carbide MOSFET device and its cell structure | |
TWI618248B (en) | Vertical semiconductor component with thin substrate | |
JP6096109B2 (en) | High density gallium nitride device using island topology | |
CN102569297B (en) | Monolithic IGBT and diode structure and method for preparing quasi-resonant converter | |
US20150270377A1 (en) | Transverse ultra-thin insulated gate bipolar transistor having high current density | |
JP2013501362A (en) | Island matrix gallium nitride microwave transistor and power switching transistor | |
JP2015216400A (en) | Power semiconductor device | |
CN102270640B (en) | IGBT and manufacturing method thereof with high-current full-wafer full-press flat-package | |
CN109564942A (en) | Semiconductor device | |
CN104660250B (en) | High Voltage Semiconductor Power Switching Devices | |
TW201133838A (en) | Power semiconductor device | |
WO2017208735A1 (en) | Semiconductor device | |
CN104681433B (en) | A kind of FS IGBT preparation method | |
JP3432708B2 (en) | Semiconductor devices and semiconductor modules | |
CN103681817A (en) | IGBT device and manufacturing method thereof | |
CN107818916B (en) | Preparation method of front metal electrode structure of crimping type IGBT device | |
CN104253154A (en) | IGBT (insulated gate bipolar transistor) with inlaid diode and manufacturing method of IGBT | |
CN106847808A (en) | A kind of domain structure for improving super node MOSFET UIS abilities | |
CN103022114B (en) | High voltage and high power IGBT (Insulated Gate Bipolar Translator) chip based on cutoff rings and designing method of chip | |
CN209804659U (en) | Product structure of IGBT chip | |
CN109148293B (en) | Lateral RC-IGBT device and its manufacturing method | |
CN112259599A (en) | A silicon wafer bonded IGBT device and its manufacturing method | |
CN111293171A (en) | Design structure of IGBT chip, product structure and manufacturing method thereof | |
CN104425250A (en) | Manufacturing method of IGBT (Insulated Gate Bipolar Translator) | |
CN107768437A (en) | Substrate for the processing of compression joint type IGBT device front electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |