CN107330173B - Integrated circuit back end design automation system - Google Patents
Integrated circuit back end design automation system Download PDFInfo
- Publication number
- CN107330173B CN107330173B CN201710468948.3A CN201710468948A CN107330173B CN 107330173 B CN107330173 B CN 107330173B CN 201710468948 A CN201710468948 A CN 201710468948A CN 107330173 B CN107330173 B CN 107330173B
- Authority
- CN
- China
- Prior art keywords
- unit
- parameter
- design
- time
- global setting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 claims description 11
- 230000003213 activating effect Effects 0.000 claims description 3
- 238000012938 design process Methods 0.000 abstract description 4
- 238000011161 development Methods 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 2
- 238000011160 research Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Architecture (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Supply And Installment Of Electrical Components (AREA)
Abstract
The invention discloses an automatic system for the back-end design of an integrated circuit, which comprises a global setting control module, a chip flow management module and a time management module, wherein the chip flow management module is used for controlling the chip flow; the global setting control module is used for setting and outputting global setting parameters; the chip flow management module is connected with the global setting control module and used for reading global setting parameters output by the global setting control module, configuring the sequence of the design flow and operating and outputting operation result information; the time management module is connected with the global setting control module and the chip flow management module and used for reading the global setting parameters output by the global setting control module and the operation information output by the chip flow management module and establishing and confirming the design flow parameters. The invention can improve the design efficiency in the large chip design process, reduce the labor cost and effectively shorten the design development time.
Description
Technical Field
The invention relates to the technical field of integrated circuit design, in particular to an automatic system for back-end design of an integrated circuit.
Background
Currently, in the process of designing an integrated circuit layout, an integrated circuit back-end engineer in a design team needs to expend a great deal of effort to develop a design script program according to design requirements so as to improve the design quality. Along with the chip design scale is larger and larger, the workload and the complexity are increased sharply due to the working mode, so that the overall workload and the error rate of a design team are greatly improved, and the requirements of the market on the factors such as the working efficiency, the labor cost and the design quality cannot be met. Therefore, how to develop a novel integrated circuit back-end design automation system can improve efficiency while ensuring large chip design quality, reduce labor cost of a design team, and effectively reduce design and development time is a direction that technicians in the field need to research.
Disclosure of Invention
The invention provides an automatic system for the rear-end design of an integrated circuit, which can improve the design efficiency, reduce the labor cost and effectively shorten the design and development time in the design process of a large chip.
The specific technical scheme adopted is as follows:
an automatic system for the back-end design of an integrated circuit comprises a global setting control module, a chip flow management module and a time management module;
the global setting control module is used for setting and outputting global setting parameters;
the chip flow management module is connected with the global setting control module and used for reading global setting parameters output by the global setting control module, configuring the sequence of the design flow and operating and outputting operation result information;
the chip process management module comprises a global setting parameter receiving unit, a design tool configuration unit, a data preparation unit, an automatic process design unit, a design result judgment unit and an operation information arrangement unit; the global setting parameter receiving unit is connected with the global setting control module and used for reading global setting parameters; the design tool configuration unit is connected with the global setting parameter receiving unit and is used for configuring design tool parameters according to the global setting parameters; the data preparation unit is connected with the design tool configuration unit and is used for importing design tool parameters; the flow automatic design unit is connected with the data preparation unit and is used for automatically designing the flow sequence execution; the design result judging unit is connected with the automatic flow design unit and is used for judging whether the design result executed in the flow sequence is correct or wrong according to a preset algorithm, outputting design data when the design result is judged to be correct, and feeding back an error signal to the automatic flow design unit when the design result is judged to be wrong; the operation information arrangement unit is connected with the automatic flow design unit and is used for arranging and outputting design flow operation information;
the time management module is connected with the global setting control module and the chip flow management module and used for reading the global setting parameters output by the global setting control module and the operation information output by the chip flow management module and establishing and confirming the design flow parameters.
By adopting the technical scheme: the global setting parameters are uniformly output through the global setting control module, so that the design system can more reasonably utilize manpower and computing resources. And the chip flow management module automatically realizes design flow configuration and sequential execution according to the overall setting parameters. Enabling engineers to focus on completing the design. The time management module automatically monitors and executes all tasks and the running state of each module in the design flow according to the parameter configuration, and the working efficiency of a design team is improved.
Preferably, in the integrated circuit back-end design automation system: the global setting control module comprises a parameter configuration unit, a parameter reading-in unit, a parameter judgment unit and a parameter sorting unit; the parameter configuration unit is used for generating global setting parameters; the parameter reading unit is used for reading the global setting parameters output by the parameter configuration unit and transmitting the global setting parameters to the parameter judgment unit; the parameter judging unit is used for judging the overall setting parameter to be a correct parameter or an incorrect parameter according to a preset algorithm, outputting the overall setting parameter to the parameter sorting unit when the overall setting parameter is judged to be the correct parameter, and outputting a feedback signal to the parameter setting unit when the overall setting parameter is judged to be the incorrect parameter; and the parameter sorting unit is used for sorting and outputting the data path parameters.
More preferably, in the integrated circuit back-end design automation system: the time management module comprises a time parameter receiving unit, a time parameter judging unit, a time starting unit, an operation time unit and a time data receiving unit; the time parameter receiving unit is connected with the global setting control module and used for receiving the time parameters in the global setting parameters; the time parameter judging unit is connected with the time parameter receiving unit and is used for judging whether the time parameter is correct or wrong, sending feedback to the time parameter receiving unit when the time parameter is judged to be wrong, and starting the time starting unit when the time parameter is judged to be correct; the time starting unit is connected with the running time unit and used for activating the running time unit to work when starting; the time data receiving unit is connected with the operation time unit and the chip flow management module and used for receiving the operation information output by the chip flow management module and forwarding the operation information to the operation time unit; and the run time unit is used for creating and confirming the design flow parameters and outputting the run time information according to the overall setting parameters and the design flow run information.
Compared with the prior art, the design method can improve the design efficiency in the large chip design process, reduce the labor cost and effectively shorten the design development time.
Drawings
The invention will be described in further detail with reference to the following detailed description and accompanying drawings:
FIG. 1 is a schematic view of the working procedure of embodiment 1 of the present invention;
FIG. 2 is a schematic view of a workflow of the global settings control module;
FIG. 3 is a schematic diagram of a chip flow management module;
fig. 4 is a schematic diagram of the operation flow of the time management module.
Detailed Description
In order to more clearly illustrate the technical solution of the present invention, the present invention will be further described with reference to the accompanying drawings.
As shown in fig. 1 to 4, embodiment 1 of the present invention:
an integrated circuit back-end design automation system, comprising: the system comprises a global setting control module, a chip flow management module and a time management module.
The global setting control module is used for setting and outputting global setting parameters. Specifically, the global setting control module comprises a parameter configuration unit, a parameter reading-in unit, a parameter judgment unit and a parameter sorting unit; the parameter configuration unit is used for generating global setting parameters; the parameter reading unit is used for reading the global setting parameters output by the parameter configuration unit and transmitting the global setting parameters to the parameter judgment unit; the parameter judging unit is used for judging whether the global setting parameter is a correct parameter or an incorrect parameter according to a preset algorithm, outputting the global setting parameter to the parameter sorting unit when the global setting parameter is judged to be the correct parameter, outputting a feedback signal to the parameter setting unit when the global setting parameter is judged to be the incorrect parameter, and outputting the global setting parameter to the parameter sorting unit when the global setting parameter is judged to be correct; and the parameter sorting unit is used for sorting and outputting the data path parameters.
The chip flow management module is connected with the global setting control module and used for reading global setting parameters output by the global setting control module, configuring the sequence of the design flow and operating and outputting operation result information. Specifically, the chip process management module comprises a global setting parameter receiving unit, a design tool configuration unit, a data preparation unit, an automatic process design unit, a design result judgment unit and an operation information arrangement unit; the global setting parameter receiving unit is connected with the global setting control module and used for reading global setting parameters; the design tool configuration unit is connected with the global setting parameter receiving unit and is used for configuring design tool parameters according to the global setting parameters; the data preparation unit is connected with the design tool configuration unit and is used for importing design tool parameters; the flow automatic design unit is connected with the data preparation unit and is used for automatically designing the flow sequence execution; the design result judging unit is connected with the automatic flow design unit and is used for judging whether the design result executed in the flow sequence is correct or wrong according to a preset algorithm, outputting design data when the design result is judged to be correct, and feeding back an error signal to the automatic flow design unit when the design result is judged to be wrong; the operation information arrangement unit is connected with the automatic flow design unit and used for arranging and outputting design flow operation information.
The time management module is connected with the global setting control module and the chip flow management module and used for reading the global setting parameters output by the global setting control module and the operation information output by the chip flow management module and establishing and confirming the design flow parameters. Specifically, the time management module comprises a time parameter receiving unit, a time parameter judging unit, a time starting unit, an operation time unit and a time data receiving unit; the time parameter receiving unit is connected with the global setting control module and used for receiving the time parameters in the global setting parameters; the time parameter judging unit is connected with the time parameter receiving unit and is used for judging whether the time parameter is correct or wrong, sending feedback to the time parameter receiving unit when the time parameter is judged to be wrong, and starting the time starting unit when the time parameter is judged to be correct; the time starting unit is connected with the running time unit and used for activating the running time unit to work when starting; the time data receiving unit is connected with the operation time unit and the chip flow management module and used for receiving the operation information output by the chip flow management module and forwarding the operation information to the operation time unit; and the run time unit is used for creating and confirming the design flow parameters and outputting the run time information according to the overall setting parameters and the design flow run information.
In practice, the working process is as follows:
step S1: and configuring the global setting parameters through the global setting control module, and simultaneously inputting the global setting parameters and parameters related to the operation time management module into the operation time management module.
Step S2: and judging whether the globally set parameters are correct or not, if not, returning to the step S1, and if so, entering the step S3 and simultaneously starting the runtime management module to monitor the runtime.
Step S3: and automatically operating the back-end design flow in the chip flow management module, simultaneously recording the operation information in the design flow, and inputting the operation information into the operation time management module through an interface.
Step S4: when the back-end design process is completed, the correctness of the result is determined, and if the result is correct, the process proceeds to step S5. And if the result is wrong, judging whether the global setting parameters need to be updated and then the back-end design flow is carried out again, if so, returning to the step S1, and if not, returning to the step S3.
Step S5: and after the design data are correct, the design data are output, and meanwhile, the operation result data collected by the operation time management module are collated and fed back to the overall setting control module.
The above description is only an embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are included in the scope of the present invention. The protection scope of the present invention is subject to the protection scope of the claims.
Claims (3)
1. An automated system for back-end design of an integrated circuit, comprising: the system comprises a global setting control module, a chip flow management module and a time management module;
the global setting control module is used for setting and outputting global setting parameters;
the chip flow management module is connected with the global setting control module and used for reading global setting parameters output by the global setting control module, configuring the sequence of the design flow and operating and outputting operation result information;
the chip process management module comprises a global setting parameter receiving unit, a design tool configuration unit, a data preparation unit, an automatic process design unit, a design result judgment unit and an operation information arrangement unit;
the global setting parameter receiving unit is connected with the global setting control module and used for reading global setting parameters; the design tool configuration unit is connected with the global setting parameter receiving unit and is used for configuring design tool parameters according to the global setting parameters; the data preparation unit is connected with the design tool configuration unit and is used for importing design tool parameters; the flow automatic design unit is connected with the data preparation unit and is used for automatically designing the flow sequence execution; the design result judging unit is connected with the automatic flow design unit and is used for judging whether the design result executed in the flow sequence is correct or wrong according to a preset algorithm, outputting design data when the design result is judged to be correct, and feeding back an error signal to the automatic flow design unit when the design result is judged to be wrong; the operation information arrangement unit is connected with the automatic flow design unit and is used for arranging and outputting design flow operation information;
the time management module is connected with the global setting control module and the chip flow management module and used for reading the global setting parameters output by the global setting control module and the operation information output by the chip flow management module and establishing and confirming the design flow parameters.
2. The integrated circuit back-end design automation system of claim 1, wherein: the global setting control module comprises a parameter configuration unit, a parameter reading-in unit, a parameter judgment unit and a parameter sorting unit;
the parameter configuration unit is used for generating global setting parameters; the parameter reading unit is used for reading the global setting parameters output by the parameter configuration unit and transmitting the global setting parameters to the parameter judgment unit; the parameter judging unit is used for judging the overall setting parameter to be a correct parameter or an incorrect parameter according to a preset algorithm, outputting the overall setting parameter to the parameter sorting unit when the overall setting parameter is judged to be the correct parameter, and outputting a feedback signal to the parameter setting unit when the overall setting parameter is judged to be the incorrect parameter; and the parameter sorting unit is used for sorting and outputting the data path parameters.
3. The integrated circuit back-end design automation system of claim 2, wherein: the time management module comprises a time parameter receiving unit, a time parameter judging unit, a time starting unit, an operation time unit and a time data receiving unit;
the time parameter receiving unit is connected with the global setting control module and used for receiving the time parameters in the global setting parameters; the time parameter judging unit is connected with the time parameter receiving unit and is used for judging whether the time parameter is correct or wrong, sending feedback to the time parameter receiving unit when the time parameter is judged to be wrong, and starting the time starting unit when the time parameter is judged to be correct; the time starting unit is connected with the running time unit and used for activating the running time unit to work when starting; the time data receiving unit is connected with the operation time unit and the chip flow management module and used for receiving the operation information output by the chip flow management module and forwarding the operation information to the operation time unit; and the run time unit is used for creating and confirming the design flow parameters and outputting the run time information according to the overall setting parameters and the design flow run information.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710468948.3A CN107330173B (en) | 2017-06-20 | 2017-06-20 | Integrated circuit back end design automation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710468948.3A CN107330173B (en) | 2017-06-20 | 2017-06-20 | Integrated circuit back end design automation system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107330173A CN107330173A (en) | 2017-11-07 |
| CN107330173B true CN107330173B (en) | 2021-01-05 |
Family
ID=60196000
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710468948.3A Active CN107330173B (en) | 2017-06-20 | 2017-06-20 | Integrated circuit back end design automation system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107330173B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109583098A (en) * | 2018-12-04 | 2019-04-05 | 中国航空工业集团公司西安航空计算技术研究所 | A kind of power supply direct current design automatic analysis method |
| CN113204936B (en) * | 2021-07-02 | 2021-09-17 | 苏州贝克微电子有限公司 | Chip design method for automatically adding environment stabilization system |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2079020B1 (en) * | 2008-01-03 | 2013-03-20 | Accenture Global Services Limited | System amd method for automating ETL applications |
| CN102486808A (en) * | 2010-12-03 | 2012-06-06 | 北京晶智意达科技有限公司 | Integrating method of integrated circuit back-end verification tool |
| US8650512B1 (en) * | 2012-11-15 | 2014-02-11 | International Business Machines Corporation | Elastic modulus mapping of an integrated circuit chip in a chip/device package |
| CN104657560A (en) * | 2015-03-05 | 2015-05-27 | 常州奥施特信息科技有限公司 | IC (integrated circuit) virtual manufacturing system and implementing method thereof |
-
2017
- 2017-06-20 CN CN201710468948.3A patent/CN107330173B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN107330173A (en) | 2017-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103744761B (en) | Method and system for controlling multiple mobile terminals to automatically execute tasks | |
| CN101963915B (en) | The construction method of a kind of compiling and system | |
| US20180203437A1 (en) | Containerized communications gateway | |
| US20140095931A1 (en) | Method and system for automating the process of testing a device | |
| CN104407971A (en) | Method for automatically testing embedded software | |
| CN104778124A (en) | Automatic testing method for software application | |
| CN104679488A (en) | Flow path customized development platform and method | |
| CN105373407A (en) | DSP and FPGA online upgrading method for embedded system | |
| CN104246702A (en) | Workflow compilation | |
| CN105022691A (en) | Highly automatic software testing method based on UML diagram | |
| CN102306122A (en) | Automated testing method and equipment | |
| CN112231228B (en) | Firmware upgrade test method, device, platform, equipment and storage medium | |
| CN104463355A (en) | Mini-satellite testing and planning system based on testing model | |
| US20110138353A1 (en) | Procedure And Development Environment For Generation Of An Executable Overall Control Program | |
| CN107330173B (en) | Integrated circuit back end design automation system | |
| CN102591808B (en) | System and method for DCS (distributed control system) hardware configuration based on Excel | |
| CN104375934A (en) | Method for testing reliability of Android mobile phone software | |
| CN104199667B (en) | Method and system for newly building MTK project and submitting codes | |
| CN105740139A (en) | Virtual environment based embedded software debugging method | |
| CN114117973A (en) | Logic synthesis method, device and storage medium | |
| CN110989549B (en) | Software test general automation control method and device for train control system | |
| CN106094587A (en) | A kind of satellite frame telemetry channel determines system and method | |
| CN101866373B (en) | For the execution monitoring device of electric design automation | |
| Lyu et al. | On automatic generation of OPC UA connections in IEC 61499 automation systems | |
| CN109885390A (en) | Molecular docking cloud computing flow control method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20190213 Address after: 314200 Room 211-2, 988 Xinxing Second Road, Pinghu Economic Development Zone, Jiaxing City, Zhejiang Province Applicant after: JIAXING YIWEI ELECTRONIC TECHNOLOGY Co.,Ltd. Address before: Room B302-1, 456 Bibo Road, Pudong New Area Free Trade Pilot Area, Shanghai, 201203 Applicant before: SHANGHAI YIWEI ELECTRONIC TECHNOLOGY CO.,LTD. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20240802 Address after: No. 281, 2nd Floor, Building 4, Zhongnan Science and Technology Innovation Industrial Park, No. 355 Yingbin East Road, High tech Zone, Yiyang City, Hunan Province, 413000 Patentee after: Yiyang High tech Zone Meets Future Network Technology Studio (sole proprietorship) Country or region after: China Address before: 314200 Room 211-2, 988 Xinxing Second Road, Pinghu Economic Development Zone, Jiaxing City, Zhejiang Province Patentee before: JIAXING YIWEI ELECTRONIC TECHNOLOGY Co.,Ltd. Country or region before: China |