[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN106464270A - Transmitting apparatus and interleaving method thereof - Google Patents

Transmitting apparatus and interleaving method thereof Download PDF

Info

Publication number
CN106464270A
CN106464270A CN201580027011.1A CN201580027011A CN106464270A CN 106464270 A CN106464270 A CN 106464270A CN 201580027011 A CN201580027011 A CN 201580027011A CN 106464270 A CN106464270 A CN 106464270A
Authority
CN
China
Prior art keywords
hyte
row
ldpc
code word
ldpc code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201580027011.1A
Other languages
Chinese (zh)
Other versions
CN106464270B (en
Inventor
金庆中
明世澔
郑鸿实
安索瑞归·丹尼尔·罗百帝
贝勒卡西姆·穆霍什
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to CN201910887123.4A priority Critical patent/CN110719114B/en
Priority to CN201910887121.5A priority patent/CN110730010B/en
Priority claimed from PCT/KR2015/005099 external-priority patent/WO2015178694A1/en
Publication of CN106464270A publication Critical patent/CN106464270A/en
Application granted granted Critical
Publication of CN106464270B publication Critical patent/CN106464270B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2792Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105Decoding
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/1177Regular LDPC codes with parity-check matrices wherein all rows and columns have the same row weight and column weight, respectively
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/253Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with concatenated codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707Simple row-column interleaver, i.e. pure block interleaving
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615Use of computational or mathematical techniques
    • H03M13/616Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041Arrangements at the transmitter end
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0057Block codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0071Use of interleaving
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/02Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
    • H04L27/04Modulator circuits; Transmitter circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/116Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152Bose-Chaudhuri-Hocquenghem [BCH] codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to generate a low-density parity check (LDPC) codeword by LDPC encoding of input bits based on a parity check matrix including information word bits and parity bits, the LDPC codeword including a plurality of bit groups each including a plurality of bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the interleaver is further configured to interleave the LDPC codeword such that a bit included in a predetermined bit group from among the plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.

Description

Transmission equipment and its deinterleaving method
Technical field
Equipment according to illustrative embodiments and method are related to process the transmission equipment with transmission data and its intertexture side Method.
Background technology
In the informationized society of 21 century, broadcast communication services just entering digitlization, multichannel, wideband and high-quality when Generation.Specifically, due to being increasingly using High-Quality Digital Television, portable media player and portable in recent years Broadcasting equipment, therefore, is gradually increased to the demand for supporting the method for the various method of reseptances of digital broadcast service.
In order to meet this demand, standardization body is setting up various standards and is providing multiple services to meet user Needs.Accordingly, it would be desirable to the method for the service for being supplied to user's improvement with high decoding and receptivity.
Content of the invention
Technical problem
The illustrative embodiments of present inventive concept can overcome disadvantages mentioned above and the other shortcomings being not described above.So And it should be appreciated that illustrative embodiments do not need to overcome disadvantages mentioned above, and any of the above-described problem can not be overcome.
Illustrative embodiments provide the deinterleaving method of transmission equipment and described transmission equipment, and described transmission equipment is permissible Modulation symbol is arrived in the bit mapping that predetermined hyte among multiple hytes of low-density checksum (LDPC) code word is included Pre-determined bit and transmit this position.
Technical scheme
Aspect according to illustrative embodiments, there is provided transmission equipment, transmission equipment may include:Encoder, is configured to Encode to generate LDPC by input bit is carried out based on the parity matrix including information word bit and parity check bit with LDPC Code word, LDPC code word includes multiple hytes, and each hyte in multiple hytes includes multiple positions;Interleaver, is configured to LDPC Code word is interleaved;And modulator, it is configured to the LDPC code being interweaved word is mapped on modulation symbol, wherein, interleaver It is configured to LDPC code word is interleaved so that what the predetermined hyte that constitutes among multiple hytes of LDPC code word included Position is located in the pre-determined bit of modulation symbol.
Parity matrix can be formed by information word submatrix and sub-parity check matrices.Constitute multiple positions of LDPC code word Each hyte in group can be formed by M position.M can be NldpcAnd KldpcCommon divisor, and can be determined to meet Qldpc= (Nldpc-Kldpc)/M.In this case, QldpcCan be and the row in the row group of the information word submatrix of parity matrix Related cyclic shift parameter value, NldpcCan be the length of LDPC code word, and KldpcIt can be the information word bit of LDPC code word Length.
Additionally, interleaver may include:Group interleaver, is configured to for LDPC code word to be divided into multiple hytes, and presses hyte weight Newly arrange the order of multiple hytes;And block interleaver, it is configured to multiple hytes intertextures that order has been rearranged.
Interleaver may also include:Parity check bit interleaver, parity check bit interleaver is configured to LDPC code word is strange Even parity bit interweaves.Then, group interleaver can be configured to the LDPC code word that parity check bit interweaves be divided into multiple hytes and Rearrange the order of multiple hytes by hyte.
Group interleaver can be configured by the order rearranging multiple hytes using equation 21 by hyte.
Herein, in equation 21, can at least one of length based on LDPC code word, modulator approach and code check determining π(j).
π (j) can use at least one of the bit error rate (BER) and FER (FER) of multiple hytes and density evolution Method determines.In probability density evolution method, can select from multiple probability density functions (PDF) first with multiple hytes among have There is the relevant PDF of the log-likelihood ratio (LLR) of a hyte of minimum noise value, LLR with another hyte then may be selected Relevant next PDF, until whole PDF of the LLR value for multiple hytes are chosen.
In equation 21, when the length of LDPC code word is 16200, modulator approach is 64-QAM, and when code check is 5/15, π (j) can be defined as table 25.
Block interleaver can be configured by the position including multiple hytes in a column direction by the multiple row of hyte write And read the multiple row by hyte is written with the position that multiple hytes include in the row direction to be interleaved.
In this case, block interleaver can be configured to and can will be written in multiple row extremely by hyte among multiple hytes The position that some hytes few include is continuously written in a plurality of columns, and is writing by the position that hyte includes with least some hyte Enter in the different region in region in a plurality of columns, the position that the hyte in addition at least some hyte is included is separately.
Block interleaver can be configured to and for the respective multiple row including multiple row to be divided into Part I and Part II.Herein, The position that block interleaver may be additionally configured to include at least some hyte writes Part I so that same hyte includes Position be written in the same row of Part I, and the position that at least one hyte outside at least some hyte is included is write Enter Part II so that the position that same hyte includes is written in the different lines of Part II.
According to the aspect of another exemplary embodiment, provide the deinterleaving method of transmission equipment.Method may include:By base In the parity matrix including information word bit and parity check bit, input bit is carried out with LDPC to encode to generate LDPC code word, LDPC code word includes multiple hytes, and each hyte in multiple hytes includes multiple positions;LDPC code word is interleaved;And will The LDPC code word being interweaved is mapped on modulation symbol, and wherein, the execution that interweaves is for making in the multiple hytes constituting LDPC code word Among the bit mapping that includes of predetermined hyte in the pre-determined bit of modulation symbol.
Parity matrix can be formed by information word submatrix and sub-parity check matrices.Constitute multiple positions of LDPC code word Each hyte in group can be formed by M position, and M can be NldpcAnd KldpcCommon divisor and also can be determined to meet Qldpc=(Nldpc-Kldpc)/M.In this case, QldpcIt can be the row group with the information word submatrix of parity matrix In the related cyclic shift parameter value of row, NldpcCan be the length of LDPC code word, and KldpcIt can be the letter of LDPC code word The length of breath word bit.
Intertexture may include:LDPC code word is divided into multiple hytes and rearranges the order of multiple hytes by hyte;With And the multiple hytes being rearranged order interweave.
The parity check bit that above method may include to LDPC code word is interleaved.In this case, parity check bit The LDPC code word being interleaved is divided into multiple hytes for rearranging the order of multiple hytes by hyte.
Rearrange and may include the order rearranging multiple hytes by using equation 21 by hyte:
In equation 21, can at least one of length based on LDPC code word, modulator approach and code check determining π (j).
π (j) can use at least one of the bit error rate (BER) and FER (FER) of multiple hytes and density evolution Method determines.In probability density evolution method, can select from multiple probability density functions (PDF) first with multiple hytes among have There is the relevant PDF of the log-likelihood ratio (LLR) of a hyte of minimum noise value, LLR with another hyte then may be selected Relevant next PDF, until whole PDF of the LLR value for multiple hytes are chosen.
In equation 21, when the length of LDPC code word is 16200, modulator approach is 64-QAM, and when code check is 5/15, π (j) can be defined as table 25 shown below.
Multiple hytes are interweaved, and it is multiple by hyte write by the position including multiple hytes in a column direction to may include Read in row and in the row direction the multiple row by hyte is written with the position that multiple hytes include to be interleaved.
In this case, multiple hytes are interweaved and may include and can will be written in multiple row by hyte among multiple hytes The position that includes of at least some hyte be continuously written in a plurality of columns, and in the position step-by-step including with least some hyte In the different region in group write region in a plurality of columns, the position that the hyte in addition at least some hyte is included is divided Open.
Multiple hytes are interweaved and may include:The respective multiple row including multiple row are divided into Part I and Part II; The position that at least some hyte is included writes in Part I so that the position that same hyte includes is written into first In the same row divided, and the position that at least one hyte in addition at least some hyte is included writes in Part II So that the position that same hyte includes is written in the different lines of Part II..
Beneficial effect
According to various illustrative embodiments it is provided that improve decoding and receptivity.
Brief description
Refer to the attached drawing, by describing illustrative embodiments in detail, above-mentioned and/or other side will be apparent from, In accompanying drawing:
Fig. 1 to Figure 12 is the view illustrating the transmission equipment according to illustrative embodiments;
Figure 13 to Figure 18 is the view illustrating the receiving device according to illustrative embodiments;
Figure 19 is the block diagram of the configuration illustrating the transmission equipment according to illustrative embodiments;
Figure 20 to Figure 22 is the view of the configuration illustrating the parity matrix according to illustrative embodiments;
Figure 23 is the block diagram of the configuration illustrating the interleaver according to illustrative embodiments;
Figure 24 to Figure 26 is the view illustrating the deinterleaving method according to illustrative embodiments;
Figure 27 to Figure 32 is the view of the deinterleaving method illustrating the block interleaver according to illustrative embodiments;
Figure 33 is the block diagram of the operation illustrating the demultiplexer according to illustrative embodiments;
Figure 34 is the block diagram of the configuration illustrating the receiving device according to illustrative embodiments;
Figure 35 is the block diagram of the configuration illustrating the deinterleaver according to illustrative embodiments;
Figure 36 is the view of the de-interweaving method illustrating the block deinterleaver according to illustrative embodiments;
Figure 37 is the flow chart illustrating the deinterleaving method according to illustrative embodiments;
Figure 38 is the block diagram of the configuration illustrating the receiving device according to illustrative embodiments;
Figure 39 is the block diagram illustrating the demodulator according to illustrative embodiments;And
Figure 40 is used to illustrate that the moment according to embodiment selects service from user to reappearing selected service is The flow chart of the operation of receiving device only.
Best mode
-
Specific embodiment
It is more fully described various illustrative embodiments hereinafter with reference to accompanying drawing.
In the following description, the identical reference described in different accompanying drawings represents similar elements.Limit in specification Fixed item (such as, specific configuration and element) is used for helping comprehensive understanding illustrative embodiments.It is, therefore, apparent that can not have Implement illustrative embodiments in the case of having those concrete items limiting.Additionally, being not described in association area The function of knowing or element, because they will obscure illustrative embodiments with unnecessary details.
Figure 1A is used for the transmission equipment according to illustrative embodiments is described.
According to Figure 1A, pattern of the input block (or part) be may include according to the transmission equipment 10000 of illustrative embodiments 11000th, 11000-1, position interweaves and coded modulation (BICM) block 12000,12000-1, framing/interleaving block 13000,13000-1, And waveform generates block 14000,14000-1.
The transmission equipment 10000 according to illustrative embodiments shown in Figure 1A include calibrated bolck shown in solid line and Block of information shown by dashed lines.Herein, the block shown in solid line is calibrated bolck and block shown by dashed lines is can to implement letter The block using during breath MIMO.
Pattern of the input block 11000,11000-1 generate base band frame (BBFRAME) from input traffic to be serviced.? Herein, inlet flow can be transport stream (TS), Internet protocol (IP) stream, general flow (GS), general flow encapsulation (GSE) etc..
PHY frame or shifting (for example, are fixed according to data to be serviced in the region being transmitted by BICM block 12000,12000-1 Dynamic PHY frame) determining forward error correction (FEC) encoding rate and constellation order, and subsequently execute coding.It is specifically dependent upon system real Apply, the signaling information in data to be serviced can be encoded by single BICM encoder (not shown) or be passed through to incite somebody to action BICM encoder 12000,12000-1 are encoded with data sharing to be serviced.
Time-interleaved data is combined to generate transmission frame by framing/interleaving block 13000,13000-1 with signaling information.
Waveform generates block 14000,14000-1 generates ofdm signal in the time-domain on the transmission frame being generated, will give birth to The ofdm signal becoming modulates radio frequency (RF) signal, and by the RF signal transmission of modulation to receiver.
The method that Figure 1B and Fig. 1 C is used for the multiplexing according to illustrative embodiments is described.
Figure 1B illustrates the block diagram of the enforcement time division multiplexing according to illustrative embodiments.
In TDM system architecture, there are four main blocks (or part):Pattern of the input block 11000, BICM block 12000, one-tenth Frame/interleaving block 13000, and waveform generation block 14000.
Data inputs in pattern of the input block and formats, and in BICM block 12000 application forward error correction and It is mapped to constellation.In framing/interleaving block 13000, deadline and frequency interlacing and frame create.Subsequently, generate block in waveform Output waveform is created in 14000.
Fig. 2 B illustrates the block diagram of enforcement layering multiplexing (LDM) according to another exemplary embodiment.
Compared with TDM system architecture, in LDM system architecture, there are some different blocks.Specifically, there are two individually Pattern of the input block 11000,11000-1 and BICM block 12000,12000-1, each layer in LDM is respectively provided with one of. These pattern of the input blocks and BICM block were combined before the framing/interleaving block 13000 in LDM injection block.Waveform generates Block 14000 is similar to TDM.
Fig. 2 is the block diagram illustrating the detailed configuration of pattern of the input block shown in Figure 1A.
As shown in Fig. 2 three blocks of bag that pattern of the input block 11000 is assigned in PLP by control are constituted.Concrete and Speech, pattern of the input block 11000 includes encapsulation and compression blocks 11100, base band framing block 11200 and scheduler block 11300.
The input data bag being input to pattern of the input block 11000 can be made up of all kinds, but in encapsulation operation, These different types of bags become the general bag that paired base band frame is configured.Herein, the form of general bag is variable.Do not having In the case of additional information, easily can extract the length of general bag from bag itself.The maximum length of general bag is 64kB.Bag The maximum length including header in interior general bag is nybble.General bag must be integer byte long.
Scheduler 11200 receives the inlet flow encapsulating general bag, and in the form of base band frame, they is formed physics In layer passage (PLP).In above-mentioned TDM system, possible only one of which PLP, referred to as single PLP or S-PLP, or may have multiple PLP, referred to as M-PLP.One service cannot be using the PLP more than four.In the case that LDM system is made up of two layers, make With two PLP, one PLP of every layer of use.
Scheduler 11200 receives encapsulation input packet stream, and instructs how these bags are assigned to physical layer resources.Specifically For, scheduler 11200 instructs how base band framing block will export base band frame.
The function assets of scheduler 11200 were limited by data size and time.Physical layer can transmit in these discrete times The part of data.Scheduler 11200 is using the data including encapsulated data packet and information, the service for encapsulated data packet The quality of metadata, system buffer model, the constraint from system administration and configuration, and in terms of the configuration of physical layer parameter Create the solution meeting.Corresponding solution is limited by configuration and control parameter and available total frequency spectrum.
In addition, the operation of scheduler 11200 is subject to constraining of the combination of dynamic configuration, quasistatic configuration and static configuration. These constraints remain to be embodied as limiting.
Additionally, for each service, most four PLP should be used.Can build by multiple time-interleaved pieces constitute many Individual service, for bandwidth 6,7 or 8MHz, maximum of up to amounts to 64 PLP.As shown in Figure 3A, base band framing block 11300 is by three Block is constituted:Base band frame structure 3100,3100-1 ... 3100-n, base band frame header structure block 3200,3200-1 ... 3200-n, with And base band frame scramble block 3300,3300-1 ... 3300-n.In M-PLP operation, if necessary, base band framing block creates multiple PLP.
As shown in Figure 3 B, base band frame 3500 is made up of base band frame header 3500-1 and payload 3500-2, payload 3500-2 is made up of general bag.Base band frame has regular length Kpayload.General bag 3610-3650 should be mapped to base band in order Frame 3500.If general bag 3610-3650 is not fitted wholly within base band frame in, then bag is in current base band frame and next base band Split between frame.Bag segmentation should only be carried out with byte for unit.
Base band frame header structure block 3200,3200-1 ... 3200-n configure base band frame header.As shown in Figure 3 B, base band frame Header 3500-1 is made up of three parts, including basic header 3710, optional header (or Optional Field) 3720 and extension word Section 3730.Herein, basic header 3710 occurs in each base band frame, and optional header 3720 and extended field 3730 are permissible It is not to occur every time.
Being mainly characterized by of basic header 3710 provides pointer using the beginning of next the general bag as base band frame in, described Pointer includes the deviant in units of byte.When general unwrap primordium band frame when, pointer value becomes zero.Without general bag Start in base band frame in, then pointer value is 8191, and the basic header of 2 bytes can be used.
For example, for base band frame bag counting, base band frame time stamp and additional signaling etc., can be afterwards using extended field (or extension header) 3730.
Base band frame scramble block 3300,3300-1 ... 3300-n is by base band frame scrambler.
(such as, it is being mapped in order to ensure payload data will not be mapped to same point all the time when being mapped to constellation When the payload of constellation is made up of repetitive sequence), before forward error correction coding, payload data should be scrambled all the time.
Scrambler sequence should be generated by 16 bit shift register with 9 feedback taps.In shift register output eight Individual be selected as fixing random bytes, be wherein derived from this byte each position be used for individually carrying out with corresponding input data different Or (XOR) operation.MSB is carried out data bit xor operation to MSB, by that analogy, till LSB is to LSB.Generator polynomial It is G (x)=1+X+X3+X6+X7+X11+X12+X13+X16.
Fig. 4 illustrates the shift register according to illustrative embodiments for the PRBS encoder to base band scrambler, its In, should start to be loaded into sequence in PRBS register when each base band frame initiates, as shown in Figure 4.
Fig. 5 is used to the block diagram of the detailed configuration of BICM block shown in Figure 1A is described.
As shown in figure 5, BICM block include FEC Block 14100,14100-1 ..., 14100-n, position interleaver block 14200, 14200-1 ..., 14200-n and mapper block 14300,14300-1 ..., 14300-n.
To FEC Block 1400,14100-1 ..., the input of 14100-n be length be KpayloadBase band frame, and be derived from The output of FEC Block is fec frame.FEC Block 14100,14100-1 ..., 14100-n concatenates by outer code and ISN and message part Implement.Fec frame has length Ninner.Two different lengths of LDPC code are defined to:Ninner=64800 and Ninner=16200 Position.
Outer code is implemented as BCH (Bose, Ray-Chaudhuri and Hocquenghem) outer code, CRC Or one of other code (CRC).ISN is implemented as low-density checksum (LDPC) code.BCH and LDPC FEC code is all Systematic code, wherein message part I is included in code word.Therefore, the code word obtaining is information or payload portions, BCH or CRC Parity check bit and the concatenation of LDPC parity check bit, as shown in Figure 6A.
The use of LDPC code is compulsory, and is used for providing code detection required redundancy.Limit two different LDPC Structure, these are referred to as type A and type B.Type A has the code structure representing more preferable performance in low bit- rate, and type B code knot Structure represents more preferable performance in high code check.Generally speaking it is contemplated that using NinnerThe code of=64800.However, for very severe to postponing The application carved, or the application for preferably simple encoder/decoder architecture, it is possible to use NinnerThe code of=16200.
Outer code and CRC are included MouterPosition is added to input base band frame.Outer BCH code is used for the position by correcting predetermined quantity Mistake and reduce intrinsic LDPC error floor.When using BCH code, MouterLength be 192 (Ninner=64800 Code) and 168 (for NinnerThe code of=16200).When using CRC, MouterLength be 32.When neither using BCH When also not using CRC, MouterLength be zero.If it is determined that the error correcting capability of ISN is sufficiently used for applying, then can omit Outer code.When not having outer code, the structure of fec frame is as shown in Figure 6B.
Fig. 7 is used to the block diagram of the detailed configuration of position interleaver block shown in Fig. 6 is described.
The LDPC code word (that is, fec frame) of LDPC encoder should enter line position by position interleaver block 14200 and interweave.Position interleaver Block 14200 includes parity check bit interleaver 14210, Block Interleaver 14220 and block interleaver 14230.Herein, even-odd check Position interleaver is not used to type A code, and is served only for type B code.
The hierarchic structure of the parity portion of LDPC parity matrix is converted into by parity check bit interleaver 14210 Quasi- cyclic similar to the message part of matrix.
In addition, the LDPC code position that parity check bit interweaves is divided into Ngroup=Ninner/ 360 hytes, and Block Interleaver 14220 rearrange hyte.
14230 pieces of LDPC code word interleavings by block interleaved of block interleaver.
Specifically, the quantity of the position of the quantity based on the row in block interleaver 14230 and hyte, block interleaver 14230 Multiple row are divided into part 1 and part 2.Additionally, position is written in column each column of configuration part 1 by block interleaver 14230 In, and subsequently position is written in column in each column of configuration part 2, and and then read the position in write each column by row.
In this case, the position constituting the hyte in part 1 can be written in same row, and constitutes part 2 In hyte position can be written at least two row in.
Return to Fig. 5, mapper block 14300,14300-1 ..., the bit mapping that FEC encodes and position interweaves arrived and answers by 14300-n Value quadrature amplitude modulation (QAM) constellation point.For highest robustness rank, using QPSK (QPSK).For higher order star Seat (16-QAM is until 4096-QAM), limits non-uniform constellation and customizes constellation for each code check.
By first input bit DeMux being become parallel cell of data word subsequently these unit words to be mapped to constellation value In, each fec frame should be mapped to FEC Block.
Fig. 8 is used to the block diagram of the detailed configuration of framing/interleaving block shown in Figure 1A is described.
As shown in figure 8, framing/interleaving block 14300 includes time-interleaved piece 14310, framing block 14320 and frequency interlacing block 14330.
Input to time-interleaved piece 14310 and framing block 14320 can be made up of M-PLP, but framing block 14320 is defeated Go out the OFDM symbol being to arrange by frame.The frequency interleaver operation OFDM symbol that frequency interlacing block 14330 includes.
Time-interleaved piece 14310 time interleave including (TI) configuration depends on the quantity of used PLP.When only Have during single PLP or when using LDM, using convolutional deinterleaver purely, and be directed to multiple PLP, interweave using by unit The mixed interleaver that device, block interleaver and convolutional deinterleaver are constituted.It is from mapper block to time-interleaved piece 14310 of input (Fig. 5,14300,14300-1 ..., 14300-n) unit stream that exports, and time-interleaved piece 14310 of output is also the time The unit stream interweaving.
Fig. 9 A illustrates time-interleaved piece for single PLP (S-PLP), and it is only made up of convolutional deinterleaver.
Fig. 9 B illustrates time-interleaved piece for multiple PLP (M-PLP), and it is divided into some sub-blocks, as shown in the figure.
Interlacing frames are mapped at least one transmitter frame framing block 14320.Framing block 14320 specifically receives and is derived from The input (for example, data cell) of at least one physical layer channel and output symbol.
Additionally, framing block 14320 creates at least one additional character, it is referred to as preamble symbol.These symbols under In the waveform block that literary composition refers to, experience identical is processed.
Figure 10 is the view of the example illustrating the transmission frame according to illustrative embodiments.
As shown in Figure 10, transmission frame is made up of three parts:Guiding (bootstrap), preamble data effectively carry Lotus.Each of three parts are made up of at least one symbol.
In addition, the purpose of frequency interlacing block 14330 is to ensure that compared with other PLP, persistently doing in a part for frequency spectrum Disturb the performance that will not disproportionately reduce specific PLP.In all data cells of an OFDM symbol, the frequency of operation is handed over Knit device 14330 to be mapped to N number of data medium data cell from framing block 14320.
Figure 11 is used to the block diagram of the detailed configuration of waveform generation block shown in Figure 1A is described.
As shown in figure 11, waveform generation block 14000 includes pilot tone insertion block 14100, MISO block 14200, IFFT block 14300th, PAPR block 14400, GI insertion block 14500 and bootstrap block 14600.
Pilot tone inserts the various units that block 14100 inserts pilots into OFDM frame in.
The various unit reference informations of OFDM frame in are modulated, and the transmission value of described reference information is known to receiver 's.
Unit containing reference information transmits in boost power level.Described unit be referred to as scattered pilot, CP continuous pilot, Edge pilot, preamble pilot tone or postamble pilot cell.Pilot frequency information be derived from reference sequences, described reference sequences are one The value of series, each transport vehicle on any given symbol has one of value.
Pilot tone can be used for frame synchronization, Frequency Synchronization, time synchronized, channel estimation, transmission mode identification, and also can be used to Follow phase noise.
Pilot tone is modulated according to reference information, and reference sequences are applied to all pilot tone (examples in each symbol As scattered pilot, CP continuous pilot, edge pilot, preamble pilot tone or postamble pilot tone), the preamble including frame and postamble Symbol.
In addition to the preamble and postamble symbol of frame, using reference sequences form reference information in each symbol Scattered pilot unit in transmit.
In addition to above-mentioned scattered pilot, many CP continuous pilots be inserted into frame in addition to preamble and postamble symbol Each symbol in.The quantity of CP continuous pilot and position are depending on the FFT size using and scattered pilot pattern.
MISO block 14200 applies MISO process.
Transmission diversity code wave filter group is MISO pre-distortion technology, this technology in Single Frequency Network artificially by signal with many Individual transmitter removes related, thus minimizing potential destructive interference.Using linear frequency domain wave filter so that in receiver Compensation can be used as the part enforcement of balanced device process.Time domain span N ∈ in transmitter quantity M ∈ { 2,3,4 } and wave filter Under the constraint of { 64,256 }, wave filter design based on all wave filters on create have minimize cross-correlation all-pass wave filtering Device.Longer time domain span wave filter will increase decorrelation level, but be effectively protected gap length will by filter time domain across Degree reduces, and is considered as this situation when selecting wave filter group for particular network topology.
IFFT block 14300 specifies the OFDM structure for each transmission mode.The signal of transmission is organized by frame.Each Frame has TFDuration, and by LFOFDM symbol is constituted.N number of frame constitutes a superframe.Each symbol by with lasting when Between TSOne group of K of transmissiontotalIndividual carrier is constituted.Each symbol is by having duration TUAvailable part and there is the duration The protection interval composition of Δ.Protection interval is by the periodic extension T of available partUConstitute, and inserted before it.
The equal Power-reducing techniques in PAPR block 14400 application peak.
Protection interval is inserted in each frame GI insertion block 14500.
Bootstrap block 14600 will guide signal setting in the front portion of each frame.
Figure 12 is used to the block diagram of the configuration of the signaling information according to illustrative embodiments is described.
Input processing block 11000 includes scheduler 11200.BICM block 15000 includes L1 Signaling generator 15100, FEC compiles Code device 15200-1 and 15200-2, position interleaver 15300-2, demultiplexer 15400-2, constellation mapper 15500-1 and 15500-2.According to illustrative embodiments, L1 Signaling generator 15100 may include in input processing block 11000.
N service data is respectively mapped to PLP0 to PLPn.Scheduler 11200 determines position, modulation and the volume of each PLP Code check, thus multiple PLP are mapped to the physical layer of T2.In other words, scheduler 11200 generates L1 signaling information.Scheduler 11200 can be using being referred to alternatively as among framing/interleaving block 13000 (Fig. 1) signaling information after the L1 of present frame of frame maker Output dynamic field information.Additionally, L1 signaling information can be transferred to BICM block 15000 by scheduler 11200.L1 signaling information bag Include signaling information after signaling information and L1 before L1.
L1 Signaling generator 15100 can distinguish signaling information after signaling information before L1 and L1 to export them.FEC Encoder 15200-1 and 15200-2 executes corresponding encoding operation, enters including for signaling information after signaling information before L1 and L1 Row shortens and punches.For signaling information after the L1 of coding, position interleaver 15300-2 bit by bit execution interweaves.Demultiplexer The order of the position by change Component units for the 15400-2 is come the robustness of control bit, and exports the unit including position.Two stars Seat mapper 15500-1 and 15500-2 respectively by map signaling information after signaling information before L1 and L1 to constellation.By above-mentioned mistake After signaling information and L1 before the L1 that journey is processed, signaling information is exported by framing/interleaving block 13000 (Fig. 1), to include in each frame In.
Figure 13 illustrates the structure of receiving device according to the embodiment of the present invention.
The equipment 20000 for receiving broadcast singal according to the embodiment of the present invention may correspond to reference to Fig. 1 description The equipment 10000 for transmitting broadcast singal.The equipment for receiving broadcast singal according to the embodiment of the present invention 20000 may include synchronization is processed with demodulation module 21000, frame parsing module 22000, demapping and decoder module 23000, output Device 24000, and signaling decoding module 25000.Will be given for receiving the behaviour of each module of equipment 20000 of broadcast singal The description made.
Synchronous and demodulation module 21000 can broadcast letter by m Rx antenna receives input signal, with respect to corresponding to receiving Number equipment 20000 system executing signal detection and synchronization, and implement demodulation, described demodulation is broadcasted corresponding to by transmission The reverse process of the process of equipment 10000 execution of signal.
Frame parsing module 22000 can parse input signal frame and extract data, the service selecting for transmission user. If executing intertexture for transmitting the equipment 10000 of broadcast singal, then frame parsing module 22000 can be implemented corresponding to intertexture The deinterleaving of reverse process.In this case, by obtaining to the decoding data exporting from signaling decoding module 25200 Take the position of the signal data needing to extract, to recover to be believed by the scheduling that the equipment 10000 for transmitting broadcast singal generates Breath.
Demapping and decoder module 23000 can convert input signals into bit field data, and subsequently right when necessary This data is deinterleaved.Demapping can execute solution for the mapping being applied to efficiency of transmission with decoder module 23000 and reflect Penetrate, and correct the mistake producing on transport channels because of decoding.In this case, by from signaling decoding module The decoding data of 25000 outputs, demapping and decoder module 23000 can obtain the transmission ginseng needed for demapping and decoding Number.
Output processor 24000 can execute the various compression/letters applied by the equipment 10000 for transmitting broadcast singal The reverse process of number processing procedure, to improve efficiency of transmission.In this case, output processor 24000 can be from signaling solution Necessary control information is obtained in the data of code module 25000 output.The output of output processor 24000 is corresponding to being input to use In the signal input of the equipment 10000 of transmission broadcast singal, and can be MPEG-TS, IP stream (v4 or v6) and general flow.
Signaling decoding module 25000 can obtain PLS information with demodulation module 21000 from the signal being demodulated by synchronization. As described above, frame parsing module 22000, demapping and decoder module 23000 and output processor 24000 can use from signaling The data of decoder module 25000 output executes their function.
Figure 14 illustrates synchronization and demodulation module according to the embodiment of the present invention.
As shown in figure 14, synchronization according to the embodiment of the present invention and demodulation module 21000 correspond to for using m Rx antenna receives the synchronization of equipment 20000 and the demodulation module of broadcast singal, and can include for respectively by m road The m process block that the signal of footpath input is demodulated.M process block can execute identical processing procedure.M process will be given The description of the operation of the first process block 21000 in block.
First process block 21000 can include tuner 21100, ADC block 21200, preamble detector 21300, protect Shield sequential detector 21400, waveform transform block 21500, time/frequency synchronization blocks 21600, reference-signal detector 21700, letter Trace equalization device 21800 and head sea fractal transform block 21900.
Tuner 21100 can select required frequency band, compensate the amplitude of received signal, and the signal that will compensate Export ADC block 21200.
The signal exporting from tuner 21100 can be converted into data signal by ADC block 21200.
Preamble detector 21300 can detect preamble (or preamble signal or preamble symbol), To check whether data signal corresponds to the signal of the system of equipment 20000 receiving broadcast singal.In this case, Preamble detector 21300 can be decoded to the basic configured transmission being received by preamble.
Protection sequential detector 21400 can detect the protection sequence in data signal.Time/frequency synchronization blocks 21600 / Frequency Synchronization can be carried out execution time using the protection sequence detecting, and channel equalizer 21800 can use and detect Protection sequence by receive/recover sequence estimate channel.
When for transmit broadcast singal equipment 10000 executed head sea fractal transform when, waveform transform block 21500 can be held The contrary operation of row head sea fractal transform.When the broadcast transmission/reception system according to an embodiment of the invention is multicarrier During system, waveform transform block 21500 can execute FFT.Additionally, ought broadcast transmission/reception according to the embodiment of the present invention When system is single-carrier system, if the time-domain signal receiving processes in a frequency domain or processes in the time domain, then can not make With waveform transform block 21500.
Time/frequency synchronization blocks 21600 can be with receiving preamble detector 21300, protection sequential detector 21400 and The output data of reference-signal detector 21700, and execution time synchronization and carrier frequency synchronization, including protection Sequence Detection With the block window positioning on the signal detecting.Herein, time/frequency synchronization blocks 21600 can be with feedback wave fractal transform block 21500 Output signal for Frequency Synchronization.
Reference-signal detector 21700 can detect the reference signal of reception.Therefore, according to the embodiment of the present invention Equipment 20000 for receiving broadcast singal can execute synchronization or channel estimation.
Channel equalizer 21800 can be estimated from each Tx antenna to each Rx antenna from protection sequence or reference signal Transmission channel, and using estimate channel be directed to receive data execution channel equalization.
When waveform transform block 21500 execution waveform conversion, head sea fractal transform block 21900 can recover the number being originally received According to domain, thus efficiently synchronizing and channel estimation/equalization.If broadcast according to the embodiment of the present invention is transmitted/is connect Receipts system is single-carrier system, then waveform transform block 21500 can execute FFT, thus implement synchronization/channel in a frequency domain estimating Meter/equilibrium, and head sea fractal transform block 21900 can execute IFFT on channel equalization signal, thus recovering the data transmitted Symbol.If broadcast transmission/reception system according to the embodiment of the present invention is multicarrier system, then can not use head sea Fractal transform block 21900.
According to design, above-mentioned piece can be omitted or be replaced by the block with similar or identical function.
Figure 15 illustrates frame parsing module according to the embodiment of the present invention.
As shown in figure 15, frame parsing module 22000 according to the embodiment of the present invention can include at least one block friendship Knit device 22100 and at least one unit de-mapping device 22200.
Block interleaver 22100 can be based on block to the data path reception by m Rx antenna and by synchronous and solution The data that mode transfer block 21000 is processed is deinterleaved.In this case, if the equipment 10000 for transmitting broadcast singal Execution interweaves in pairs, then block interleaver 22100 can input path using two continuous data segments as a pair for each Process.Therefore, block interleaver 22100 can export two continuous data segments, though when having executed deinterleaving be also as This.Additionally, block interleaver 22100 can execute the inverse of operation that interweave being executed by the equipment 10000 for transmitting broadcast singal To operation, thus pressing initial order output data.
Unit de-mapping device 22200 can extract unit corresponding to common data from the signal frame receiving, correspond to The unit of data pipe and the unit corresponding to PLS data.Unit de-mapping device 22200 can merge the number of distributed transmission According to, and when necessary this data is exported as stream.When two continuous unit input data sections are processed simultaneously as a pair And when mapping in the equipment 10000 for transmitting broadcast singal, unit de-mapping device 22200 can execute paired unit solution and reflect Penetrate, for processing two continuous input blocks as a unit, as the equipment 10000 for transmitting broadcast singal The reverse process of map operation.
Additionally, unit de-mapping device 22200 can extract the PLS signaling data receiving by present frame, as before PLS with Data after PLS, and export before PLS with PLS after data.
According to design, above-mentioned piece can be omitted or be replaced by the block with similar or identical function.
Figure 16 illustrates demapping and decoder module according to the embodiment of the present invention.
Demapping shown in Figure 16 and decoder module 23000 can execute the position shown in Fig. 1 and interweave and coding and tune The contrary operation of the operation of molding block.
The position of the equipment 10000 for transmitting broadcast singal according to the embodiment of the present invention interweaves and coding and modulation Module can process input data pipeline by independent utility SISO, MISO and MIMO, as mentioned above for respective paths.Cause This, the demapping shown in Figure 16 and decoder module 23000 can be included in response to the equipment for transmitting broadcast singal 10000th, the data from the output of frame parsing module is processed according to SISO, MISO and MIMO.
As described in Figure 16, demapping according to the embodiment of the present invention and decoder module 23000 can include for First piece 23100 of SISO, second piece 23200 for MISO, the 3rd piece 23300 for MIMO, and be used for processing PLS Before/PLS after the 4th piece 23400 of information.Demapping shown in Figure 16 and decoder module 23000 are exemplary, and root According to design, first piece 23100 and the 4th piece 23400 can be only included, only include second piece 23200 and the 4th piece 23400, or only Including the 3rd piece 23300 and the 4th piece 23400.That is, according to design, demapping and decoder module 23000 can be included for same Sample or the block being treated differently data pipe.
Will be given for the description of demapping and each block of decoder module 23000.
First piece 23100 input data pipeline is processed according to SISO, and time de-interweaving device block can be included 23110th, unit deinterleaver block 23120, constellation demapper block 23130, unit put in place multiplexer block 23140, position solution Interleaver block 23150, and fec decoder device block 23160.
Time de-interweaving device block 23110 can execute the reverse of the process of time-interleaved piece 14310 execution as shown in Figure 8 Process.That is, the incoming symbol interweaving in the time domain can be deinterleaved their initial bit by time de-interweaving device block 23110 Put.
Unit deinterleaver block 23120 can execute the reverse mistake of the process of unit interleaver block execution shown in Fig. 9 a Journey.That is, unit deinterleaver block 23120 can will be dispersed in the position of the unit in FEC Block and deinterleave their initial bit Put.Unit deinterleaver block 23120 can be omitted.
Constellation demapper block 23130 can execute the reverse mistake of the process of mapper 12300 execution as shown in Figure 5 Journey.That is, symbol domain input signal demapping can be put in place numeric field data by constellation demapper block 23130.Additionally, constellation demapping Device block 23130 can perform hard decision (hard decision), and exports adjudicated position data.Additionally, constellation de-mapping device The exportable log-likelihood ratio (LLR) of each of block 23130, described log-likelihood ratio corresponds to soft-decision (soft Decision) value or probable value.If for transmitting the equipment 10000 application rotated constellation of broadcast singal to obtain extra diversity Gain, then constellation demapper block 23130 can execute the two-dimentional LLR demapping corresponding to rotated constellation.Herein, constellation solution Mapper block 23130 can calculate LLR, so that compensate being applied to I by the equipment 10000 for transmitting broadcast singal Or the delay of Q component.
Unit put in place multiplexer block 23140 can execute as shown in Figure 5 mapper 12300 execution process inverse To process.That is, the position being mapped data can be returned to initial bit stream by the unit multiplexer block 23140 that puts in place.
Position deinterleaver block 23150 can execute the reverse mistake of the process of position interleaver 12200 execution as shown in Figure 5 Journey.That is, position deinterleaver block 23150 will can put in place the position that multiplexer block 23140 exports from unit according to initial order Stream deinterleaves.
Fec decoder device block 23460 can execute the reverse mistake of the process of FEC encoder 12100 execution as shown in Figure 5 Journey.That is, fec decoder device block 23460 can decode and to correct the mistake generating on transmission channel by executing LDPC decoding and BCH By mistake.
Second piece 23200 input data pipeline is processed according to MISO, and according to first piece of 23100 identical side Formula, time de-interweaving device block can be included, unit deinterleaver block, constellation demapper block, unit put in place multiplexer block, Position deinterleaver block and fec decoder device block, as shown in figure 16.However, second piece 23200 and first piece 23100 of difference exists In:Also include MISO solution code block 23210 for second piece 23200.Second piece of 23200 execution and first piece of 23100 identical process, bag Include time de-interweaving and operate output function, and therefore omit the description of corresponding blocks.
MISO solve code block 11110 can execute for transmit broadcast singal equipment 10000 in MISO process operation Contrary operation.If broadcast transmission/reception system according to the embodiment of the present invention uses STBC, then MISO solves code block 11110 can execute Alamouti decoding.
3rd piece 23300 input data pipeline is processed according to MIMO, and according to second piece of 23200 identical side Formula, time de-interweaving device block can be included, unit deinterleaver block, constellation demapper block, unit put in place multiplexer block, Position deinterleaver block and fec decoder device block, as shown in figure 16.However, the 3rd piece 23300 and second piece 23200 of difference exists In:Also include MIMO solution code block 23310 for 3rd piece 23300.Time de-interweaving device block that 3rd piece 23300 includes, unit solution Interleaver block, constellation demapper block, unit put in place multiplexer block and position deinterleaver block basic role with first piece 23100 is identical with the basic role of the corresponding blocks that second piece 23200 includes, but their function may differ from first piece 23100 and second piece 23200 of function.
MIMO solves the output number that code block 23310 can be directed to the input signal of m Rx antenna and receiving unit deinterleaver According to, and executing MIMO decoding, MIMO decoding is as the operation for transmitting the MIMO process in the equipment 10000 of broadcast singal Contrary operation.MIMO solve code block 23310 can execute maximum likelihood decoding with obtain optimization decoding performance or with reduce Complexity implements sphere decoding.In addition, implementing iterative decoding by executing MMSE and detecting or detected with MMSE, MIMO solves code block 23310 decoding performances that can reach improvement.
4th piece 23400 process PLS- before/PLS- after information, and can execute SISO or MISO decoding.
Time de-interweaving device block that 4th piece 23400 includes, unit deinterleaver block, constellation demapper block, unit The basic role of multiplexer block and the position deinterleaver block of putting in place with first piece 23100, second piece 23200 and the 3rd piece The basic role of 23300 corresponding blocks including is identical, but their function may differ from first piece 23100, second piece 23200 With the 3rd piece 23300 of function.
Shortening/punching fec decoder device 23410 can execute in the data shortening/punching according to PLS data length and go contracting Short and go punch, and subsequently implement fec decoder.In this case, the fec decoder device for data pipe can be used for PLS.Therefore, there is no need to be served only for the additional fec decoder device hardware of PLS, therefore simplify system design and achieve efficiently Coding.
According to design, above-mentioned piece can be omitted or be replaced by the block with similar or identical function.
The data pipe that demapping according to the embodiment of the present invention can will be processed for respective paths with decoder module Road and PLS information output to output processor, as shown in figure 16.
Figure 17 and Figure 18 illustrates output processor according to the embodiment of the present invention.
Figure 17 illustrates output processor 24000 according to the embodiment of the present invention.Output processor shown in Figure 17 24000 receive the individual data pipeline from demapping and decoder module output, and export single output stream.
Output processor 24000 shown in Figure 17 can include BB scrambler block 24100, filling removes block 24200, CRC- 8 decoder blocks 24300 and BB Frame Handler block 24400.
BB scrambler block 24100 can be used for incoming bit stream identical PRBS by the equipment generating with transmit broadcast singal And implement xor operation that incoming bit stream is descrambled on PRBS and bit stream.
If necessary, filling removes block 24200 and can remove the filler being inserted by the equipment for transmitting broadcast singal.
CRC-8 decoder block 24300 can be by execution CRC decoding on the bit stream removing block 24200 reception from filling To check block mistake.
BB Frame Handler block 24400 can be decoded to by the information of BB frame transmission of preamble, and using decoding Information recovering MPEG-TS, IP stream (v4 or v6) or general flow.
According to design, above-mentioned piece can be omitted or be replaced by the block with similar or identical function.
Figure 18 illustrates the output processor according to another embodiment of the present invention.Output processor shown in Figure 18 24000 receive the multiple data pipes from demapping and decoder module output.The decoding of multiple data pipes can be included will be logical Often can be applicable to the process that the common data of multiple data pipes and related data pipeline merges and they are decoded, or Person passes through multiple services or Service Part (including extending video service) to be carried out for the equipment receiving broadcast singal simultaneously The process of decoding.
Output processor 24000 shown in Figure 18 can include BB scrambler block, filling removes block, CRC-8 decoder block With BB Frame Handler block, output processor as shown in figure 17.The basic role of these blocks corresponds to the block with reference to Figure 17 description Basic role, but their operation may differ from the block shown in Figure 17 those operation.
The de-jitter buffer block 24500 that output processor shown in Figure 18 includes can compensate by transmission broadcast singal Equipment according to recover the insertion of TTO (output time) parameter, for synchronous multiple data pipes delay.
With reference to the DNP (deleting empty bag) recovering and output common data, empty bag insertion block 24600 can recover to move from stream The empty bag removing.
Based on ISCR (inlet flow time reference) information, the time that TS clock regeneration block 24700 can recover to export bag is same Step.
TS relock 24800 can be by the common data exporting from empty bag insertion block 24600 and related data pipe weight Group, to recover initial MPEG-TS, IP stream (v4 or v6) or general flow.TTO, DNT and ISCR information can pass through BB frame header Obtain.
In-band signaling solution code block 24900 can be to the filling bit field transmission in each fec frame by data pipe In band, physical layer signaling information is decoded and exports.
Output processor shown in Figure 18 can be believed to before the PLS by the front path of PLS- and the input of PLS- rear path respectively After breath and PLS, information carries out BB descrambling, and the decoding data to descrambling, to recover initial p LS data.The PLS recovering Data is sent to the system controller including for the equipment receiving broadcast singal.System controller can be provided for receiving The synchronization of the equipment of broadcast singal and demodulation module, frame parsing module, demapping and decoder module and output processor module institute The parameter needing.
According to design, above-mentioned piece can be omitted or be replaced by the block with similar or identical function.
Figure 19 is the block diagram of the configuration illustrating the transmission equipment according to illustrative embodiments.With reference to Figure 19, transmission equipment 100 include encoder 110, interleaver 120 and modulator 130 (or constellation mapper).
Encoder 110 encodes to generate low-density checksum (LDPC) code by executing LDPC based on parity matrix Word.Encoder 110 may include LDPC encoder (not shown), to execute LDPC coding.
Encoder 110 carries out LDPC coding to information word (or information), by information word bit and parity check bit (just to generate It is LDPC parity check bit) the LDPC code word that formed.Herein, the position being input to encoder 110 can be used as information word bit.Additionally, Because LDPC code is systematic code, therefore, information word bit can be included in LDPC code word substantially in accordance with the form of its own.
LDPC code word is formed by information word bit and parity check bit.For example, LDPC code word is by NldpcThe position of quantity is formed, and And include KldpcThe information word bit of quantity and Nparity=Nldpc-KldpcThe parity check bit of quantity.
In this case, encoder 110 can encode to generate LDPC code by executing LDPC based on parity matrix Word.That is, because LDPC coding is for generating LDPC code word to meet H CT=0 process, therefore, when execution LDPC coding When, encoder 110 can use parity matrix.Herein, H is parity matrix, and C is LDPC code word.
For LDPC coding, transmission equipment 100 may include memory, and can prestore the even-odd check of various forms Matrix.
For example, transmission equipment 100 can be stored in advance in digital cable video broadcasting second edition (DVB-C2), second generation satellite The parity matrix limiting in DVB (DVB-S2), second generation digital video broadcast-terrestrial (DVB-T2) etc., or Person can be stored in advance in North American Digital broadcast standard system high television system committee (ATSC) 3.0 standard of current just foundation The parity matrix of middle restriction.However, this is only example, and in addition to these parity matrixs, transmission equipment 100 parity matrixs that can prestore other forms.
Hereinafter, refer to the attached drawing is illustrated the parity matrix according to various illustrative embodiments.In odd even school Test in matrix, in addition to the element with 1, element has 0.
For example, the parity matrix according to illustrative embodiments can have the configuration of Figure 20.
With reference to Figure 20, parity matrix 200 is by the information word submatrix (or information submatrix) corresponding to information word bit 210 and formed corresponding to the sub-parity check matrices 220 of parity check bit.
Information word submatrix 210 includes KldpcThe row of quantity, and sub-parity check matrices 220 include Nparity=Nldpc- KldpcThe row of quantity.The line number of parity matrix 200 is identical with the columns of sub-parity check matrices 220, Nparity=Nldpc- Kldpc.
Additionally, in parity matrix 200, NldpcIt is the length of LDPC code word, KldpcIt is the length of information word bit, with And Nparity=Nldpc-KldpcIt is the length of parity check bit.The length of LDPC code word, information word bit and parity check bit refers to The quantity of each position including of LDPC code word, information word bit and parity check bit.
Hereinafter, by the configuration of descriptive information word submatrix 210 and sub-parity check matrices 220.
Information word submatrix 210 includes KldpcThe row of quantity (that is, the 0th arrange Kldpc- 1 row), and follow following rule Then:
First, the K of information word submatrix 210ldpcThe dependent of dead military hero of the M number among the row of quantity is in same group, and KldpcNumber The row of amount are divided into KldpcThe row group of/M number.In each row group, arrange and adjacent previous column cyclic shift Qldpc.That is, QldpcCan To be the cyclic shift parameter value about the row in the row group of the information word submatrix 210 of parity matrix 200.
Herein, M is interval (for example, the M=that repeats in information word submatrix 210 of pattern of the row group including multiple row , and Q 360)ldpcIt is that row are big with the adjacent previous column cyclic shift in the same row group in information word submatrix 210 Little.Additionally, M is NldpcAnd KldpcCommon divisor, and be determined to meet Qldpc=(Nldpc-Kldpc)/M.Herein, M and Qldpc It is integer, and Kldpc/ M is also integer.Length according to LDPC code word and code check or encoding rate (CR), M and QldpcCan have each Plant value.
For example, when length N of M=360 and LDPC code wordldpcWhen being 64800, QldpcSuch as following table 1 can be defined as, And work as M=360 and length N of LDPC code wordldpcWhen being 16200, QldpcCan be defined as following table 2.
Code check Nldpc M Qldpc
5/15 64800 360 120
6/15 64800 360 108
7/15 64800 360 96
8/15 64800 360 84
9/15 64800 360 72
10/15 64800 360 60
11/15 64800 360 48
12/15 64800 360 36
13/15 64800 360 24
Table 1
Code check Nldpc M Qldpc
5/15 16200 360 30
6/15 16200 360 27
7/15 16200 360 24
8/15 16200 360 21
9/15 16200 360 18
10/15 16200 360 15
11/15 16200 360 12
12/15 16200 360 9
13/15 16200 360 6
Table 2
Second, when i-th row group (i=0,1 ..., Kldpc/ M-1) the 0th row order (degree) be DiWhen ( Herein, order is the quantity of existence value 1 in each column, and belongs to all row of same row group and have identical order), and 1 The position (or index) often gone being present in the 0th row of the i-th row group isIt is located at the i-th row group k-th 1 Jth row in row indexDetermined by following equalities 1:
Wherein k=0,1,2 ... Di-1;I=0,1 ..., Kldpc/M-1;And j=1,2 ..., M-1.
Equation 1 can be represented as following equalities 2:
Wherein k=0,1,2 ... Di-1;I=0,1 ..., Kldpc/M-1;And j=1,2 ..., M-1.Due to j=1, 2nd ..., M-1, therefore, (the j mod M) of equation 2 can be considered j.
In above-mentioned equation,It is the index of the row in the jth row be located at for k-th 1 i-th row group, NldpcIt is LDPC code word Length, KldpcIt is the length of information word bit, DiIt is belonging to the order of the row of the i-th row group, M is belonging to the number of the row of single row group Amount, and QldpcIt is the size of each column cyclic shift in row group.
Therefore, with reference to these equatioies, only existWhen known, it is only possible to know the jth row being located at the i-th row group k-th 1 In row indexTherefore, when the index value of k-th 1 row in the 0th row of each row group is stored, Ke Yizhi Road 1 is located in the parity matrix 200 of configuration with Figure 20 (that is, in the information word submatrix of parity matrix 200 In 210) columns and rows position.
According to above-mentioned rule, all row belonging to the i-th row group have identical order Di.Therefore, according to above-mentioned rule, storage The LDPC code word of the information on parity matrix can simply be expressed as follows.
For example, work as NldpcIt is 30, KldpcIt is 15 and QldpcWhen being 3,1 is located at the position letter of the row of the 0th row of three row groups Breath can be represented by the sequence of equation 3, and is referred to alternatively as " weight -1 position sequence ".
WhereinIt is the index of the row of jth row being located at the i-th row group for k-th 1.
Weight -1 position sequence similar to the equation 3 of the index of the row representing 1 the 0th row being located at each row group can be simple It is expressed as following table 3:
Table 3
The position of the element in parity matrix with value 1 shown by table 3, and i-th weight -1 position sequence is by 1 The index of the row in the 0th row belonging to the i-th row group represents.
Based on above description, the information word submatrix 210 of the parity matrix according to illustrative embodiments can be as follows List 4 limits in table 12.
The index of the row in the 0th row that table 4 shows 1 the i-th row group being located at information word submatrix 210 to table 12.That is, information Word submatrix 210 is formed by multiple row groups, and each row group is included in M row, and the 0th row of each the row group in multiple row group 1 position can be limited to table 12 by table 4.
Herein, the index of 1 row being located in the 0th row of the i-th row group refers to " address of even-odd check bit accumulator ". " address of even-odd check bit accumulator " have with DVB-C2/S2/T2 standard or current just ATSC 3.0 standard of foundation in The implication identical implication limiting, therefore, omits its detailed description.
For example, when length N of LDPC code wordldpcIt is 16200, code check when to be 5/15 and M be 360,1 is located at information word The index of the row in the 0th row of the i-th row group of matrix 210 is as shown in following table 4:
Table 4
In another example, when length N of LDPC code wordldpcIt is 16200, code check when to be 7/15 and M be 360,1 is located at The index of the row in the 0th row of the i-th row group of information word submatrix 210 is as shown in following table 5 or table 6:
Table 5
Table 6
In another example, when length N of LDPC code wordldpcIt is 16200, code check when to be 9/15 and M be 360,1 presence The index of the row in the 0th row of the i-th row group of information word submatrix 210 is defined as following table 7 or table 8.
Table 7
Table 8
In another example, when length N of LDPC code wordldpcIt is 16200, code check when to be 11/15 and M be 360,1 deposits The index of the row being in the 0th row of the i-th row group of information word submatrix 210 is defined as following table 9 or table 10.
Table 9
Table 10
In another example, when length N of LDPC code wordldpcIt is 16200, code check when to be 13/15 and M be 360,1 deposits The index of the row being in the 0th row of the i-th row group of information word submatrix 210 is defined as following table 11 or table 12.
Table 11
Table 12
In the examples described above, the length of LDPC code word is 16200, and code check is 5/15,7/15,9/15,11/15 and 13/15.However, this is only example, and when the length of LDPC code word is 64800 or code check has different value, information word The position of 1 in submatrix 210 can be defined differently than.
According to illustrative embodiments, even if in each row arriving the parity matrix 200 shown in table 12 as above-mentioned table 4 When the indexed sequential of the sequence in the 0th row of group changes, the parity matrix of change is also the even-odd check for same code Matrix.Therefore, following situations are covered in the design of the present invention:The index of the sequence in table 4 the 0th row of each row group in table 12 is suitable Sequence changes.
According to illustrative embodiments, even if putting in order in table 4 in table 12 in the sequence corresponding to i+1 row group During change, the cycle characteristics on the curve map of code and algebraic property (such as, order distribution) do not change.Therefore, the structure of the present invention Think to be also covered by table 4 to the situation of the change that puts in order of the sequence shown in table 12.
Even if additionally, in multiple QldpcWhen being equal to be added to a certain row group (that is, the sequence) in table 12 for the table 4, the song of code Cycle characteristics on line chart or algebraic property (such as, order distribution) do not change.Therefore, be also covered by will be multiple for the design of the present invention QldpcThe equivalent table 4 that is added to is to the result of all indexes shown in table 12.However, it should be noted that work as passing through multiple QldpcAdd All indexes in given sequence and the end value that obtains is more than or equal to (Nldpc-Kldpc) when, should alternatively apply by right (Nldpc-Kldpc) application modular arithmetic and the value that obtains.
Once the position of the row in the 0th row of 1 the i-th row group being present in information word submatrix 210 is defined as table 4 such as and arrives Table 12, can limit 1 position being present in the row in other row of each row group, because 1 is present in the position of the row in the 0th row Cyclic shift Q in next columnldpc.
For example, in the case of table 4, in the 0th row of the 0th row group of information word submatrix 210,1 is present in the 245th Row, the 449th row, the 4911st row ....
In this case, due to Qldpc=(Nldpc-Kldpc)/M=(16200-5400)/360=30, therefore, 1 is located at 0th row group the 1st row in row index can be 275 (=245+30), 479 (=449+30), 521 (=491+30) ..., And 1 be located at the 0th row group the 2nd row in row index can be 305 (=275+30), 509 (=479+30), 551 (= 521+30)、….
In the above-mentioned methods, the index of the row in the 1 all row being located at each row group can be limited.
The sub-parity check matrices 220 of the parity matrix 200 shown in Figure 20 can be defined below:
Sub-parity check matrices 220 include Nldpc-KldpcIndividual row (that is, KldpcArrange Nlpdc- 1 row), and have double Diagonal or step configuration.Therefore, except last arranges (i.e. N among the row that sub-parity check matrices 220 includelpdc-1 Row) outside the order of row be 2, and order of last row is 1.
Therefore, the information word submatrix 210 of parity matrix 200 can be limited to table 12 by table 4, and even-odd check square The sub-parity check matrices 220 of battle array 200 can have double diagonal line configuration.
When replacing the columns and rows of the parity matrix 200 shown in Figure 20 based on following equalities 4 and equation 5, Tu20Suo The parity matrix showing becomes the parity matrix 300 shown in Figure 21.
Method for displacement based on equation 4 and equation 5 is described below.Because line replacement and column permutation application are identical Principle, therefore, line replacement is illustrated as an example.
In the case of line replacement, for X row, calculate and meet X=QldpcI and j of × i+j, and by calculating I and j be assigned to M × j+i to replace X row.For example, QldpcIt is 2 and 10 respectively with M, for the 7th row, meet 7=2 × i+j I and j be 3 and 1 respectively.Therefore, the 7th row is displaced to the 13rd row (10 × 1+3=13).
When executing line replacement and column permutation according to the method described above, the parity matrix of Figure 20 is convertible into the strange of Figure 21 Even parity check matrix.
With reference to Figure 21, parity matrix 300 is divided into multiple localized masses, and the quasi-cyclic matrix of M × M corresponds to often Individual localized mass.
Therefore, the parity matrix 300 with the configuration of Figure 21 is formed by the matrix unit of M × M.That is, the son of M × M Matrix is arranged to the multiple localized masses constituting parity matrix 300.
Because parity matrix 300 is formed by the quasi-cyclic matrix of M × M, therefore, M row are referred to alternatively as row block and M Individual row is referred to alternatively as row block.Therefore, the parity matrix 300 of configuration with Figure 21 is by Nqc_column=Nldpc/ M row block And Nqc_row=Nparity/ M row block is formed.
The submatrix of M × M is described below.
The N of the first, the 0 row blockqc_column- 1 row block has the form shown in following equalities 6.
As described above, A 330 is M × Metzler matrix, the value of the 0th row and M-1 row is all " 0 ", and for 0≤i≤(M- 2), the i+1 row of the i-th row is " 1 " and other value is " 0 ".
Second, for 0≤i in sub-parity check matrices 320≤(Nldpc-Kldpc)/M-1, KldpcThe of/M+i row block I row block is by cell matrix IM×M340 configurations.Additionally, for 0≤i≤(Nldpc-Kldpc)/M-2, KldpcThe i-th of/M+i row block+ 1 row block is by cell matrix IM×M340 configurations.
3rd, the block 350 of configuration information word submatrix 310 can have the cyclic shift form of circular matrix POr The cyclic shift form of circular matrix PAdditional formats (or verb-overlapping pattern).
For example, the form of circular matrix P cyclic shift 1 to the right can be represented by following equalities 7:
Circular matrix P is the rectangular matrix with M × M size, and is the weight often gone in M row in 1 and M row The weight of each column is 1 matrix.Work as aijWhen being 0, circular matrix P (i.e. P0) represent cell matrix IM×M, and work as aijWhen being ∞, PIt is null matrix.
Permissible in the intersecting local submatrix existing in the parity matrix 300 of Figure 21 of the i-th row block and jth row block It isTherefore, i and j shows quantity corresponding to the row block in the localized mass of information word and the quantity of row block.Therefore, in odd even In check matrix 300, the sum of row is Nldpc=M × Nqc_column, and the sum of row is Nparity=M × Nqc_row.I.e., very Even parity check matrix 300 is by Nqc_columnIndividual row block and Nqc_rowIndividual row block is formed.
The method that will be discussed below executing LDPC coding based on parity matrix 200 as shown in figure 20.For ease of saying Bright, parity matrix 200 is defined as LDPC cataloged procedure during table 4 such as and illustrates as an example.
First, when having length KldpcInformation word bit beAnd there is length Nldpc- KldpcParity check bit beWhen, LDPC coding is executed by following process.
Step 1) parity check bit is initialized as ' 0 '.That is,
Step 2) by the 0th information word bit i0In such parity check bit, this parity check bit has the of table 4 for accumulation The index limiting in a line (that is, the row of i=0) is using the address as this parity check bit.This can be represented by following equalities 8:
Herein, i0It is the 0th information word bit, piIt is the i-th parity check bit, andIt is binary arithmetic operation.Transported according to binary system Calculate,Equal to 0,Equal to 1,Equal to 1,Equal to 0.
Step 3) by other 359 information word bit im(m=1,2 ..., 359) accumulation is calculated based on following equalities 9 having The parity check bit of address in.These information word bits can belong to and i0In identical row group.
(x+(m mod360)×Qldpc)mod(Nldpc-Kldpc)…(9)
Herein, x corresponds to information word bit i0Even-odd check bit accumulator address, and QldpcIt is that each is listed in letter Breath word submatrix in cyclic shift size and can be 30 in the case of table 4.Further, since m=1,2 ..., 359, because This, (m mod360) in equation 9 can be considered m.
Therefore, by information word bit im(m=1,2 ..., 359) accumulate in the odd even school with the address being calculated based on equation 9 Test in position.For example, for information word bit i1, the operation as shown in following equalities 10 can be executed:
Herein, i1It is the 1st information word bit, piIt is the i-th parity check bit, andIt is binary arithmetic operation.Transported according to binary system Calculate,Equal to 0,Equal to 1,Equal to 1,Equal to 0.
Step 4) by the 360th information word bit i360In such parity check bit, this parity check bit has table for accumulation The index limiting in 4 the 2nd row (that is, the row of i=1) is using the address as this parity check bit.
Step 5) will belong to and information word bit i360359 information word bits of other of identical group are accumulated in parity check bit In.In this case, the address of parity check bit can be determined based on equation 9.However, in this case, x corresponds to letter Breath word bit i360Even-odd check bit accumulator address.
Step 6) for table 4 all row groups, repeat the above steps 4 and 5.
Step 7) therefore, based on following equalities 11 come computation of parity bits pi.In this case, i is initialized as 1.
In equation 11, piIt is the i-th parity check bit, NldpcIt is the length of LDPC code word, KldpcIt is the information of LDPC code word The length of word, andIt is binary arithmetic operation.
Encoder 110 can be according to said method computation of parity bits.
According to another exemplary embodiment, parity matrix can have configuration as shown in figure 22.
With reference to Figure 22, parity matrix 400 can be become with D-shaped by five (5) individual matrix A, B, C, Z.Will be discussed below this five The configuration so that parity matrix 400 to be described for the configuration of each matrix in individual matrix.
First, the length according to LDPC code word and code check, the parameter related to parity matrix 400 as shown in figure 22 Value M1、M2、Q1And Q2Can be defined as following table 13.
Table 13
Matrix A is formed by K row and g row, and Matrix C is formed by K+g row and N-K-g row.Herein, K is letter The length of breath word bit, and N is the length of LDPC code word.
Length according to LDPC code word and code check, can limit 1 the i-th row group being located in matrix A and Matrix C based on table 14 The 0th row in row index.In this case, the interval that the pattern of row repeats in each in matrix A and Matrix C (belonging to the quantity of same group of row) can be 360.
For example, when length N of LDPC code word is 16200 and code check is 5/15,1 be located in matrix A and Matrix C the The index of the row in the 0th row of i row group is defined as following table 14:
Table 14
In the examples described above, the length of LDPC code word is 16200 and code check is 5/15.However, this is only example, and And when the length of LDPC code word is 64800 or code check has different value, the 0th of 1 the i-th row group being located in matrix A and Matrix C the The index of the row in row can be defined differently than.
Hereinafter with reference to table 14,1 position being present in the row in matrix A and Matrix C is described by way of example.
Due in table 14, the length of LDPC code word is 16200 and code check is 5/15, and therefore, reference table 13, by table In the parity matrix 400 of 14 restrictions, M1=720, M2=10080, Q1=2 and Q2=28.
Herein, Q1It is the size being listed in cyclic shift in matrix A of same column group, and Q2It is the row of same column group The size of cyclic shift in Matrix C.
Additionally, Q1=M1/L、Q2=M2/L、M1=g and M2=N-K-g, and L is the pattern of row in matrix A and Matrix C The interval repeated, for example, it may be 360
The index of 1 row being located in matrix A and Matrix C can be based on M1Value determines.
For example, due in the case of table 14, M1=720, therefore, 1 is present in the 0th row of the i-th row group in matrix A The position of row the value less than 720 can be determined in the index value based on table 14, and 1 is present in the i-th row group in Matrix C The 0th row in the position of row the value more than or equal to 720 can be determined in the index value based on table 14.
In table 14, the sequence corresponding to the 0th row group is " 69,244,706,5145,5994,6066,6763,6815 and 8509”.Therefore, in the case of the 0th row of the 0th row group in matrix A, 1 may be located at the 69th row, the 244th row and the 706th OK, and in the case of the 0th row of the 0th row group of Matrix C, 1 may be located at the 5145th row, the 5994th row, the 6066th row, the 6763 row, the 6815th row and the 8509th row.
Once the position of the 0th row of 1 each the row group in matrix A is defined, by from adjacent previous column cyclic shift Q1, 1 position being present in the row in another row of this row group can be limited.Once the 0th row of 1 each the row group in Matrix C Position be defined, by from previous column cyclic shift Q2, 1 position being present in the row in another row of this row group can be limited Put.
In the examples described above, matrix A the 0th row group the 0th row in the case of, 1 be present in the 69th row, the 244th row and 706th row.In this case, due to Q1=2, therefore, 1 index being present in the row of the 1st row of the 0th row group is 71 (=69+ 2), 246 (=244+2) and 708 (=706+2), and the index of 1 row of the 2nd row being present in the 0th row group is 73 (=71+ 2), 248 (=246+2) and 710 (=708+2).
In the case of the 0th row of the 0th row group of Matrix C, 1 be present in the 5145th row, the 5994th row, the 6066th row, the 6763 row, the 6815th row and the 8509th row.In this case, due to Q2=28, therefore, 1 is present in the 1st row of the 0th row group Row index be 5173 (=5145+28), 6022 (=5994+28), 6094 (6066+28), 6791 (=6763+28), 6843 (=6815+28) and 8537 (=8509+28), and the index of 1 row of the 2nd row being present in the 0th row group be 5201 (= 5173+28), 6050 (=6022+28), 6122 (=6094+28), 6819 (=6791+28), 6871 (=6843+28) and 8565 (=8537+28).
In this approach, define 1 position being present in the row in matrix A and all row groups of Matrix C.
Matrix B can have double diagonal line configuration, and matrix D can have diagonal configuration (that is, matrix D is unit matrix), and And matrix Z can be null matrix.
Therefore, the parity matrix 400 shown in Figure 22 can by having the matrix A of above-mentioned configuration, B, C, D and Z limit.
The method that will be discussed below executing LDPC coding based on parity matrix 400 as shown in figure 22.For ease of saying Bright, parity matrix 400 is defined as LDPC cataloged procedure during table 14 such as and illustrates as an example.
For example, as information block S=(s0,s1,…,SK-1) when being encoded by LDPC, can generate including parity check bitLDPC code word
M1And M2The chi representing the size of matrix B with double diagonal line configuration respectively and there is the matrix D of diagonal configuration Very little, and M1=g, M2=N-K-g.
The process of computation of parity bits is as follows.In the following description, for purposes of illustration only, parity matrix 400 is limited Determine into if table 14 is with as an example.
Step 1) λ and p is initialized as λi=si(i=0,1 ..., K-1), pj=0 (j=0,1 ..., M1+M2-1).
Step 2) by the 0th information word bit λ0In such parity check bit, this parity check bit has table 14 for accumulation The index limiting in the first row (that is, the row of i=0) is using the address as this parity check bit.This can be represented by following equalities 12:
Step 3) for ensuing L-1 quantity volume information word bit λm(m=1,2 ..., L-1), by λmAccumulation is under being based on In the even-odd check bit address that row equation 13 calculates:
(χ+m×Q1)mod M1If (χ < M1)
M1+{(χ-M1+m×Q2)mod M2(if χ >=M1)…(13)
Herein, x corresponds to the 0th information word bit λ0Even-odd check bit accumulator address.
Additionally, Q1=M1/ L and Q2=M2/L.Further, since in table 14, length N of LDPC code word be 16200 and Code check is 5/15, therefore, reference table 13, M1=720, M2=10080, Q1=2, Q2=28 and L=360.
Therefore, for the 1st information word bit λ1, the operation as shown in following equalities 14 can be executed:
Step 4) due to regard to L information word bit λLThe second row with table 14 is provided with the method similar with said method The address of identical parity check bit in (i.e. the row of i=1), therefore, is calculated with regard to ensuing L-1 information based on equation 13 Word bit λmThe address of the parity check bit of (m=L+1, L+2 ..., 2L-1).In this case, x corresponds to information word bit λL Even-odd check bit accumulator address, and can based on table 14 second row obtain.
Step 5) for each hyte L fresh information word bit, added up by the newline of table 14 is regarded as parity check bit The address of device and repeat said process.
Step 6) for codeword bit λ0To λK-1After repeating said process, calculate in order with regard to following etc. from i=1 The value of formula 15:
Step 7) calculate the parity check bit λ corresponding to the matrix B with double diagonal line configuration based on following equalities 16KArrive
Step 8) it is based on table 14 and equation 13, calculate L new codeword bit λ with regard to every groupKArriveParity check bit The address of accumulator.
Step 9) calculating codeword bit λKArriveAfterwards, calculated based on following equalities 17 and join corresponding to having diagonal The parity check bit of the Matrix C putArrive
Encoder 110 can be according to said method computation of parity bits.
Referring back to Figure 19, encoder 110 can be by using various code checks (such as, 3/15,4/15,5/15,6/15,7/ 15th, 8/15,9/15,10/15,11/15,12/15,13/15 etc.) come to execute LDPC coding.Additionally, encoder 110 can be based on letter The breath length of word bit and code check are generating the LDPC code word with various length (such as, 16200,64800 etc.).
In this case, encoder 110 can execute LDPC coding by using parity matrix, and odd even school Test matrix to be configured to as shown in Figure 20 to Figure 22.
Additionally, encoder 110 can perform BCH (Bose, Chaudhuri, Hocquenghem) coding and LDPC coding. For this reason, encoder 110 may also include Bose-Chaudhuri-Hocquenghem Code device (not shown) to execute Bose-Chaudhuri-Hocquenghem Code.
In this case, encoder 110 can execute coding according to the order of Bose-Chaudhuri-Hocquenghem Code and LDPC coding.Encoder 110 By executing Bose-Chaudhuri-Hocquenghem Code, BCH parity check bit can be added to input bit, and to inclusion input bit and BCH even-odd check The information word bit of position carries out LDPC coding, thus generating LDPC code word.
Interleaver 120 is by LDPC code word interleaving.That is, interleaver 120 receives the LDPC code word of self-encoding encoder 110, and Based on various interlacing rules by LDPC code word interleaving.
Specifically, interleaver 120 can be by LDPC code word interleaving, so that constituting multiple hytes of LDPC code word (i.e. Multiple groups or multiple pieces) among the position that includes of predetermined hyte be mapped to the pre-determined bit of modulation symbol.Therefore, modulator 130 can be by the pre-determined bit of the predetermined group of bit mapping including among multiple groups of LDPC code word to modulation symbol.
For this reason, as shown in figure 23, interleaver 120 may include parity check bit interleaver 121, group interleaver (or hand over by packet Knit device 122), group reverse interleaver 123 and block interleaver 124.
The parity check bit constituting LDPC code word is interweaved by parity check bit interleaver 121.
When the parity matrix 200 based on the configuration with Figure 20 generates LDPC code word, parity check bit interleaver The parity check bit of LDPC code word only can be interweaved by 121 by using following equalities 18:
ui=cifor 0≤i<Kldpc, and
Wherein M is the interval repeated in information word submatrix 210 of pattern of row group, i.e. the number of the row that row group includes Amount (for example, M=360), and QldpcIt is the size that each is listed in cyclic shift in information word submatrix 210.That is, even-odd check Position interleaver 121 is with respect to LDPC code wordExecution parity check bit interweaves, and exports
The LDPC code word that parity check bit interweaves in the above-mentioned methods may be configured such that predetermined of LDPC code word even Continuous position has similar decoding characteristics (cycle characteristics or loop distribution, the order of row etc.).
For example, based on M continuous position, LDPC code word can have identical characteristics.Herein, M is the pattern of row group in information word The interval repeated in submatrix 210, and for example, it may be 360.
LDPC code word bit and the long-pending of parity matrix should be " 0 ".It means that i-th LDPC code word bit ci(i=0, 1,…,Nldpc- 1) should be " 0 " vector with the long-pending sum of the i-th row of parity matrix.Therefore, i-th LDPC code word bit can quilt It is regarded as the i-th row corresponding to parity matrix.
In the case of the parity matrix 200 of Figure 20, M dependent of dead military hero in information word submatrix 210 in same group, and And it is based on row group, information word submatrix 210 has identical characteristics, and (row for example, belonging to same row group have identical row order Distribution and identical cycle characteristics or identical loop distribution).
In this case, because the M in information word bit continuous position corresponds to the same column of information word submatrix 210 Group, therefore, information word bit can be formed by the continuous position of M with same code word characteristic.Parity check bit quilt when LDPC code word When parity check bit interleaver 121 interweaves, the parity check bit of LDPC code word can be by the continuous position of M with same code word characteristic Formed.
However, the LDPC code of parity matrix 400 coding for the parity matrix 300 based on Figure 21 and Figure 22 Word, can not execute parity check bit and interweave.In this case, parity check bit interleaver 121 can be omitted.
The LDPC code word that parity check bit interweaves can be divided into multiple hytes (or block) by group interleaver 122, and presses hyte (or in units of hyte) rearranges the order of multiple hytes.That is, multiple hytes can be interweaved by group interleaver 122 by hyte.
When according to circumstances omitting parity check bit interleaver 121, LDPC code word can be divided into multiple positions by group interleaver 122 Group and rearrange the order of hyte by hyte.
The LDPC code word that parity check bit interweaves is divided into many by group interleaver 122 by using following equalities 19 or equation 20 Individual hyte.
Xj={ uk| 360 × j≤k <, 360 × (j+1), 0≤k < NldpcFor0≤j < Ngroup…(20)
Wherein NgroupIt is the sum of hyte, XjIt is jth hyte, and ukIt is enter into organizing k-th LDPC of interleaver 122 Codeword bit.Additionally,It is less than or equal to the maximum integer of k/360.
The example of interval M being repeated in information word submatrix due to the pattern of 360 expression row groups in these equatioies, because This, 360 in these equatioies can make M into.
The LDPC code word being divided into multiple hytes can be as shown in figure 24.
With reference to Figure 24, LDPC code word is divided into multiple hytes, and each hyte is formed by M continuous position.When M is 360 When, each hyte in multiple hytes can be formed by 360 positions.Therefore, hyte can be by the row group corresponding to parity matrix Position formed.
Due to LDPC code word by M continuous position separately, therefore, KldpcIndividual information word bit is divided into Kldpc/ M hyte and Nldpc-KldpcIndividual parity check bit is divided into (Nldpc-Kldpc)/M hyte.Therefore, LDPC code word is divided into N altogetherldpc/ M Hyte.
For example, when length N of M=360 and LDPC code wordldpcWhen being 16200, constitute the quantity of the group of LDPC code word NgroupsIt is 45 (=16200/360), and work as M=360 and length N of LDPC code wordldpcWhen being 64800, constitute LDPC code word Group quantity NgroupsIt is 180 (=64800/360).
As described above, group interleaver 122 is by LDPC code word separately, so that M continuous position is included in the same set, This is because LDPC code word is based on M continuous position has same code word characteristic.Therefore, when LDPC code word is with M continuous position packet When, the position with same code word characteristic belongs to same group.
In the examples described above, the quantity constituting the position of each hyte is M.However, this is only example, and constitute each The variable amounts of the position of hyte.
For example, the quantity constituting the position of each hyte can be the aliquot part of M.That is, constitute the number of the position of each hyte Amount can be the aliquot part of the quantity of the row of row group of information word submatrix constituting parity matrix.In this situation Under, each hyte can be formed by the aliquot part of M position.For example, when the quantity of the row of the row group of configuration information word submatrix is 360, that is, during M=360, LDPC code word can be divided into multiple hytes by group interleaver 122, so that constitute the position of each hyte Quantity is one of 360 aliquot part.
In the following description, for purposes of illustration only, as an example, the quantity constituting the position of hyte is M.
Hereafter, group interleaver 122 presses hyte by LDPC code word interleaving.LDPC code word can be grouped into many by group interleaver 122 Individual hyte, and rearrange multiple hytes by hyte.That is, group interleaver 122 changes the multiple hytes constituting LDPC code word Position, and the order of the multiple hytes constituting LDPC code word is rearranged by hyte.
Herein, group interleaver 122 can be rearranged the order of multiple hytes by hyte, so that dividing among multiple hyte The hyte not including being mapped to the position of identical modulation symbol is spaced apart from each other at predetermined intervals.
In this case, group interleaver 122 can be by considering the quantity of row and column, the LDPC code word of block interleaver 124 The quantity of hyte and at least one of the quantity of position that includes of each hyte by hyte rearrange multiple hytes (or Block) order so that the hyte including being mapped to the position of identical modulation symbol respectively is spaced apart from each other at a predetermined interval.
For this reason, group interleaver 122 can be rearranged the order of multiple hytes by using following equalities 21 by hyte:
Yj=Xπ(j)(0≤j < Ngroup) ... (21),
Wherein XjIt is the jth hyte before group interweaves, and YjIt is the jth hyte (or block) after group interweaves.Additionally, π J () is the parameter representing interleaved order, and at least one of the length based on LDPC code word, modulator approach and code check are really Fixed.That is, the replacement sequence that π (j) instruction interweaves by group.
Therefore, Xπ(j)Be group interweave before π (j) hyte (or block), and equation 21 mean group interweave before π (j) hyte becomes the jth hyte after interweaving in groups.
According to illustrative embodiments, the example of π (j) can be defined as following table 15 such as and arrive table 27.
In this case, the length according to LPDC code word and code check to be limiting π (j), and also according to LPDC code word Length and code check are limiting parity matrix.Therefore, when the length according to LPDC code word and code check are based on concrete even-odd check During matrix execution LDPC coding, LDPC code word can be handed over by hyte based on meeting the equal length of LDPC code word and the π (j) of code check Knit.
For example, when encoder 110 is encoded with 7/15 code check execution LDPC to generate the LDPC code word that length is 16200 When, group interleaver 122 can be by using limiting according to the LDPC code word length 16200 in table 31 for the following table 15 and code check 5/15 π (j) executing intertexture.
For example, when the length of LDPC code word is 16200, code check is 5/15 and modulator approach (or modulation format) is 64 just During intermodulation width (QAM), π (j) can be defined as following table 15.Specifically, when the parity matrix being limited based on table 14 During execution LDPC coding, table 15 can be applied.
Table 15
In the case of table 15, equation 21 is represented by Y0=Xπ(0)=X8、Y1=Xπ(1)=X39、Y2=Xπ(2)=X31、…、 Y43=Xπ(43)=X23、Y44=Xπ(44)=X26.Therefore, group interleaver 122 can by by the 8th hyte (or block) become the 0th hyte, 39th hyte becomes the 1st hyte, the 31st hyte becomes the 2nd hyte ..., the 23rd hyte becomes the 43rd hyte and the 26th hyte and becomes The 44th hyte is become to rearrange the order of multiple hytes by hyte.Herein, A hyte being become B hyte means Rearrange the order of hyte, so that A hyte becomes B hyte.
In another example, when the length of LDPC code word is 16200, code check is 7/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 16.Specifically, when the parity matrix execution LDPC being limited based on table 5 is compiled During code, table 16 can be applied.
Table 16
In the case of table 16, equation 21 is represented by Y0=Xπ(0)=X6、Y1=Xπ(1)=X15、Y2=Xπ(2)=X11、…、 Y43=Xπ(43)=X21、Y44=Xπ(44)=X22.Therefore, group interleaver 122 can by by the 6th hyte become the 0th hyte, the 15th Group becomes the 1st hyte, the 11st hyte becomes the 2nd hyte ..., the 21st hyte becomes the 43rd hyte and the 29th hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 9/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 17.Specifically, when the parity matrix execution LDPC being limited based on table 7 is compiled During code, table 17 can be applied.
Table 17
In the case of table 17, equation 21 is represented by Y0=Xπ(0)=X10、Y1=Xπ(1)=X13、Y2=Xπ(2)=X4、…、 Y43=Xπ(43)=X16、Y44=Xπ(44)=X41.Therefore, group interleaver 122 can by by the 10th hyte become the 0th hyte, the 13rd Hyte becomes the 1st hyte, the 4th hyte becomes the 2nd hyte ..., the 16th hyte becomes the 43rd hyte and the 41st hyte becomes 44 hytes to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 11/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 18.Specifically, when the parity matrix execution LDPC being limited based on table 9 is compiled During code, table 18 can be applied.
Table 18
In the case of table 18, equation 21 is represented by Y0=Xπ(0)=X31、Y1=Xπ(1)=X123、Y2=Xπ(2)= X21、…、Y43=Xπ(43)=X32、Y44=Xπ(44)=X43.Therefore, group interleaver 122 can be by becoming the 31st hyte into the 0th Group, the 23rd hyte becomes the 1st hyte, the 21st hyte becomes the 2nd hyte ..., the 32nd hyte become the 43rd hyte and the 43rd Group becomes the order that the 44th hyte to rearrange multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 13/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 19.Specifically, when the parity matrix execution LDPC being limited based on table 11 is compiled During code, table 19 can be applied.
Table 19
In the case of table 19, equation 21 is represented by Y0=Xπ(0)=X9、Y1=Xπ(1)=X7、Y2=Xπ(2)=X15、…、 Y43=Xπ(43)=X35、Y44=Xπ(44)=X37.Therefore, group interleaver 122 can by by the 9th hyte become the 0th hyte, the 7th Group becomes the 1st hyte, the 15th hyte becomes the 2nd hyte ..., the 35th hyte becomes the 43rd hyte and the 37th hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 5/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 20.Specifically, when the parity matrix execution LDPC being limited based on table 4 is compiled During code, table 20 can be applied.
Table 20
In the case of table 20, equation 21 is represented by Y0=Xπ(0)=X8、Y1=Xπ(1)=X11、Y2=Xπ(2)=X9、…、 Y43=Xπ(43)=X16、Y44=Xπ(44)=X36.Therefore, group interleaver 122 can by by the 8th hyte become the 0th hyte, the 11st Group becomes the 1st hyte, the 9th hyte becomes the 2nd hyte ..., the 16th hyte becomes the 43rd hyte and the 36th hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 7/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 21.Specifically, when the parity matrix execution LDPC being limited based on table 6 is compiled During code, table 21 can be applied.
Table 21
In the case of table 21, equation 21 is represented by Y0=Xπ(0)=X16、Y1=Xπ(1)=X0、Y2=Xπ(2)=X18、…、 Y43=Xπ(43)=X44、Y44=Xπ(44)=X37.Therefore, group interleaver 122 can by by the 16th hyte become the 0th hyte, the 0th Group becomes the 1st hyte, the 18th hyte becomes the 2nd hyte ..., the 44th hyte becomes the 43rd hyte and the 40th hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 9/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 22.Specifically, when the parity matrix execution LDPC being limited based on table 8 is compiled During code, table 22 can be applied.
Table 22
In the case of table 22, equation 21 is represented by Y0=Xπ(0)=X12、Y1=Xπ(1)=X6、Y2=Xπ(2)=X15、…、 Y43=Xπ(43)=X29、Y44=Xπ(44)=X43.Therefore, group interleaver 122 can by by the 12nd hyte become the 0th hyte, the 6th Group becomes the 1st hyte, the 15th hyte becomes the 2nd hyte ..., the 29th hyte becomes the 43rd hyte and the 43rd hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 11/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 23.Specifically, when the parity matrix execution LDPC being limited based on table 10 is compiled During code, table 23 can be applied.
Table 23
In the case of table 23, equation 21 is represented by Y0=Xπ(0)=X28、Y1=Xπ(1)=X16、Y2=Xπ(2)= X23、…、Y43=Xπ(43)=X13、Y44=Xπ(44)=X19.Therefore, group interleaver 122 can be by becoming the 28th hyte into the 0th Group, the 16th hyte becomes the 1st hyte, the 23rd hyte becomes the 2nd hyte ..., the 13rd hyte become the 43rd hyte and the 19th Group becomes the order that the 44th hyte to rearrange multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 13/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 24.Specifically, when the parity matrix execution LDPC being limited based on table 12 is compiled During code, table 24 can be applied.
Table 24
In the case of table 24, equation 21 is represented by Y0=Xπ(0)=X5、Y1=Xπ(1)=X18、Y2=Xπ(2)=X6、…、 Y43=Xπ(43)=X38、Y44=Xπ(44)=X31.Therefore, group interleaver 122 can by by the 5th hyte become the 0th hyte, the 18th Group becomes the 1st hyte, the 6th hyte becomes the 2nd hyte ..., the 38th hyte becomes the 43rd hyte and the 31st hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 5/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 25.Specifically, when the parity matrix execution LDPC being limited based on table 14 is compiled During code, table 25 can be applied.
Table 25
In the case of table 25, equation 21 is represented by Y0=Xπ(0)=X25、Y1=Xπ(1)=X44、Y2=Xπ(2)=X8、…、 Y43=Xπ(43)=X23、Y44=Xπ(44)=X14.Therefore, group interleaver 122 can by by the 25th hyte become the 0th hyte, the 44th Hyte becomes the 1st hyte, the 8th hyte becomes the 2nd hyte ..., the 23rd hyte becomes the 43rd hyte and the 14th hyte becomes 44 hytes to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 7/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 26.Specifically, when the parity matrix execution LDPC being limited based on table 5 is compiled During code, table 26 can be applied.
Table 26
In the case of table 26, equation 21 is represented by Y0=Xπ(0)=X6、Y1=Xπ(1)=X20、Y2=Xπ(2)=X0、…、 Y43=Xπ(43)=X4、Y44=Xπ(44)=X3.Therefore, group interleaver 122 can by by the 6th hyte become the 0th hyte, the 20th Group becomes the 1st hyte, the 0th hyte becomes the 2nd hyte ..., the 4th hyte becomes the 43rd hyte and the 3rd hyte becomes the 44th Group to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 9/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 27.Specifically, when the parity matrix execution LDPC being limited based on table 7 is compiled During code, table 27 can be applied.
Table 27
In the case of table 27, equation 21 is represented by Y0=Xπ(0)=X7、Y1=Xπ(1)=X3、Y2=Xπ(2)=X14、…、 Y43=Xπ(43)=X36、Y44=Xπ(44)=X41.Therefore, group interleaver 122 can by by the 7th hyte become the 0th hyte, the 3rd Group becomes the 1st hyte, the 14th hyte becomes the 2nd hyte ..., the 36th hyte becomes the 43rd hyte and the 41st hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 11/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 28.Specifically, when the parity matrix execution LDPC being limited based on table 9 is compiled During code, table 28 can be applied.
Table 28
In the case of table 28, equation 21 is represented by Y0=Xπ(0)=X31、Y1=Xπ(1)=X20、Y2=Xπ(2)= X21、…、Y43=Xπ(43)=X32、Y44=Xπ(44)=X43.Therefore, group interleaver 122 can be by becoming the 31st hyte into the 0th Group, the 20th hyte becomes the 1st hyte, the 21st hyte becomes the 2nd hyte ..., the 32nd hyte become the 43rd hyte and the 43rd Group becomes the order that the 44th hyte to rearrange multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 7/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 29.Specifically, when the parity matrix execution LDPC being limited based on table 6 is compiled During code, table 29 can be applied.
Table 29
In the case of table 29, equation 21 is represented by Y0=Xπ(0)=X11、Y1=Xπ(1)=X8、Y2=Xπ(2)=X18、…、 Y43=Xπ(43)=X6、Y44=Xπ(44)=X37.Therefore, group interleaver 122 can by by the 11st hyte become the 0th hyte, the 8th Group becomes the 1st hyte, the 18th hyte becomes the 2nd hyte ..., the 6th hyte becomes the 43rd hyte and the 37th hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 9/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 30.Specifically, when the parity matrix execution LDPC being limited based on table 8 is compiled During code, table 30 can be applied.
Table 30
In the case of table 30, equation 21 is represented by Y0=Xπ(0)=X12、Y1=Xπ(1)=X6、Y2=Xπ(2)=X26、…、 Y43=Xπ(43)=X30、Y44=Xπ(44)=X43.Therefore, group interleaver 122 can by by the 12nd hyte become the 0th hyte, the 6th Group becomes the 1st hyte, the 26th hyte becomes the 2nd hyte ..., the 30th hyte becomes the 43rd hyte and the 43rd hyte becomes the 44th Hyte to rearrange the order of multiple hytes by hyte.
In another example, when the length of LDPC code word is 16200, code check is 11/15, and modulator approach is 64-QAM When, π (j) can be defined as following table 31.Specifically, when the parity matrix execution LDPC being limited based on table 10 is compiled During code, table 31 can be applied.
Table 31
In the case of table 31, equation 21 is represented by Y0=Xπ(0)=X28、Y1=Xπ(1)=X16、Y2=Xπ(2)=X5、…、 Y43=Xπ(43)=X13、Y44=Xπ(44)=X12.Therefore, group interleaver 122 can by by the 28th hyte become the 0th hyte, the 16th Hyte becomes the 1st hyte, the 5th hyte becomes the 2nd hyte ..., the 13rd hyte becomes the 43rd hyte and the 12nd hyte becomes 44 hytes to rearrange the order of multiple hytes by hyte.
In the examples described above, the length of LDPC code word is 16200, and code check is 5/15,7/15,9/15,11/15 and 13/15.However, they are only example, and when the length of LDPC code word is 64800 or code check has different value, permissible It is defined differently than interlacing pattern.
As described above, group interleaver 122 can rearrange multiple positions to table 31 by hyte by using equation 21 and table 15 The order of group.
" the jth block of Block Interleaver output " in table 31 for the table 15 interweaves from group after representing intertexture (that is, group interweaves) The jth hyte of device 122 output, and " π (j) block of Block Interleaver input " represents the π (j) being input to group interleaver 122 Hyte.
Further, since the order constituting the hyte of LDPC code word is rearranged by hyte by organizing interleaver 122, and subsequently Hyte is carried out block interleaving (this will be described below) by block interleaver 124, and therefore, relevant π (j) listed in table 31 by table 15 " order of the hyte of pending block interleaving ".
The LDPC code word carrying out organizing intertexture in the above-mentioned methods figure 25 illustrates.The LDPC code word of Fig. 7 is interweaved with group The LDPC code word of Fig. 6 before is compared it can be seen that the order constituting multiple hytes of LDPC code word is rearranged.
I.e., as shown in figures 24 and 25, the group of LDPC code word group interweave before according to hyte X0, hyte X1..., hyte XNgroup-1Order arrangement, and group interweave after according to hyte Y0, hyte Y1..., hyte YNgroup-1Order arrangement.? In this case, can be determined to table 27 by the order of group interleaved arrangement hyte based on table 15.
Group is reversed interleaver 123 and the position in same group is interweaved.That is, group is reversed interleaver 123 and can be passed through to change same position The order of the position in group is rearranging the order of the position in same hyte.
In this case, group is reversed interleaver 123 and can be passed through to move predetermined position circulation among the position of same hyte Position is rearranging the order of the position in same hyte.
For example, as shown in figure 26, group torsion interleaver 123 can be by hyte Y1The position including cyclic shift 1 to the right.? In this case, it is located at hyte Y as shown in figure 261In the 0th position, the 1st position, the 2nd position ..., the 358th position and The position of 359 positions cyclic shift 1 to the right.Therefore, the position being located at the 359th position before cyclic shift is positioned at hyte Y1's Front portion, and be located at before cyclic shift the 0th position, the 1st position, the 2nd position ..., the position of the 358th position moves right along continuing Position 1 and position.
Additionally, group reverses interleaver 123 can rearrange each by the different position in each hyte of cyclic shift The order of the position in hyte.
For example, group torsion interleaver 123 can be by hyte Y1The position including cyclic shift 1 to the right, and can be by hyte Y2 The position including cyclic shift 3 to the right.
However, above-mentioned group of torsion interleaver 123 can according to circumstances be omitted.
Additionally, in the examples described above, after group torsion interleaver 123 is placed on group interleaver 122.However, this only shows Example.That is, group reverses 123 orders changing the position at least one hyte of interleaver, and does not change the order of hyte.Therefore, Before group torsion interleaver 123 can be placed on group interleaver 122.
Multiple hytes that order has been rearranged are interweaved by block interleaver 124.Block interleaver 124 can be by order by group Interleaver 122 interweaves by multiple hytes that hyte (or in units of hyte) rearranges.Block interleaver 124 is by multiple row shapes Become, each row includes multiple row, and can be by rearranging based on the modulation order being determined according to modulator approach is separately multiple Hyte thus being interleaved.
In this case, multiple positions that order can have been rearranged by hyte by block interleaver 124 by group interleaver 122 Group interweaves.Block interleaver 124 can rearrange according to modulation order is separately multiple by using Part I and Part II Hyte is thus be interleaved.
By each row in multiple row are divided into Part I and Part II, are continuously written into Part I by hyte Multiple hytes in multiple row, the quantity based on multiple row by the position of remaining hyte be divided into respective include predetermined position group (or Sub- hyte), and it is continuously written into the sub- hyte in multiple row of Part II, block interleaver 124 is interleaved.
Herein, the quantity of the hyte being interweaved by hyte by block interleaver 124 can be by the row and column constituting block interleaver 124 At least one of quantity of position that quantity, the quantity of hyte and each hyte include determines.In other words, block interleaver 124 positions that can be included by the quantity of row and column, the quantity of hyte and each hyte that consideration constitutes block interleaver 124 Hyte, to determine the hyte that will interweave by hyte, is interweaved by hyte by least one of quantity using the Part I arranging, with And do not used the position of the hyte that the Part I of row interweaves to be divided into sub- hyte and sub- hyte interweaves.For example, block interleaving Device 124 can be pressed hyte using the Part I of row and at least a portion of multiple hytes interweaves, and the position by remaining hyte It is divided into sub- hyte and using the Part II of row, sub- hyte is interweaved.
In addition, it is same in current block interleaving by hyte, hyte intertexture to be meaned, the position that same hyte includes is written into Row.In other words, interweave if hyte presses hyte, then the position that same hyte includes can not be separated by block interleaver 124, and These positions are write same row.If however, hyte does not press hyte interweaving, then block interleaver 124 can be by same hyte Position separately, and these positions is write different lines.
Therefore, the quantity constituting the row of Part I of row is the integral multiple (example of the quantity of position that a hyte includes As 360), and constitute the quantity that the quantity of the row of the Part II of row is smaller than the position that a hyte includes.
Additionally, in all hytes that the Part I using row interweaves, the position that same hyte includes is written into first For interweaving in partial same row, and in the least one set being interweaved using Part II, position is separated and is write For interweaving at least two row of Part II.
Specific deinterleaving method is described below.
In addition, by interweaving, group reverses 123 orders changing the position in hyte of interleaver, and does not change the suitable of hyte Sequence.Therefore, treat that the order (that is, being input to the order of the hyte of block interleaver 124) of the hyte being interweaved by block interleaver 124 can be by Group interleaver 122 determines.Treat that the π (j) that the order of the hyte being interweaved by block interleaver 124 can be limited in table 27 by table 15 is true Fixed.
As described above, block interleaver 124 can by using the respective multiple row including multiple row by order by hyte The multiple hytes rearranging interweave.
In this case, block interleaver 124 can by multiple row are divided at least two parts by LDPC code word interleaving, As mentioned above.For example, each row in multiple row can be divided into Part I and Part II by block interleaver 124, and can be by The multiple hytes constituting LDPC code word interweave.
In this case, block interleaver 124 can be handed over according to whether the quantity of the hyte constituting LDPC code word constitutes block Knit the quantity of the row of device 124 integral multiple and by multiple row in each row be divided into N number of part (N be greater than or equal to 2 whole Number), and executable intertexture.
If the quantity constituting the hyte of LDPC code word is the integral multiple of the quantity of row constituting block interleaver 124, then The multiple hytes constituting LDPC code word can be interweaved by block interleaver 124 by hyte, is divided into without by each row in multiple row Part.
Block interleaver 124 can by a column direction by hyte by multiple hytes of LDPC code word write on each row upper and Each row reading the multiple row being written with multiple hytes by hyte in the row direction to be interleaved.
In this case, block interleaver 124 can be by continuously writing the predetermined position that hyte includes in a column direction Each row that each row entering in a plurality of columns read above and in the row direction the multiple row being written into position is interleaved, described Predetermined quantity corresponds to the pass business obtained from the quantity of the row by the quantity of the hyte of LDPC code word divided by block interleaver 124.
Hereinafter, the hyte being located at jth position by group interleaver 122 after being interweaved will be referred to as hyte Yj.
For example it is assumed that block interleaver 124 is by each including R1C row of individual row are formed.Furthermore, it is assumed that LDPC code word by NgroupIndividual hyte is formed, and quantity N of hytegroupIt is the multiple of C.
In this case, when by the N of LDPC code word will be constitutedgroupIndividual hyte is individual divided by the C constituting block interleaver 124 Arranging the business obtaining is A (=Ngroup/ C) (A is greater than 0 integer) when, block interleaver 124 can by a column direction by A (= Ngroup/ C) individual hyte be continuously written into C row and reading in the row direction be written in C arrange in position being interleaved.
For example, as shown in figure 27, hyte Y during block interleaver 124 arranges the 1st0, hyte Y1..., hyte YA-1Include Position write the 1st row is to R1OK, hyte Y in the 2nd being arrangedA, hyte YA+1..., hyte Y2A-1The position including writes the 1st row and arrives R1OK ..., hyte Y in arranging and by lastCA-A, hyte YCA-A+1..., hyte YCA-1The position including writes the 1st row To R1OK.Block interleaver 124 can read write position in a plurality of columns in the row direction.
Therefore, block interleaver 124 is pressed hyte and all hytes constituting LDPC code word is interweaved.
However, when the integral multiple that the quantity of the hyte of LDPC code word is not the quantity of the row of block interleaver 124, block interleaving Each row can be divided into two (2) parts by device 124, and by hyte by the part intertexture of multiple hytes of LDPC code word, and incite somebody to action Other or remaining hyte position is divided into sub- hyte and sub- hyte interweaves.In this case, the position that other hytes include is (i.e. The individual group of position including of the remainder obtaining divided by the quantity arranging corresponding to the quantity of the hyte constituting LDPC code word) not by hyte Interweave, but be separately interleaved by the quantity according to row.
Block interleaver 124 can be by being divided into two parts by LDPC code word interleaving by each row in multiple row.
In this case, block interleaver 124 can the quantity of row based on block interleaver 124, constitute the position of LDPC code word Group quantity and constitute at least one of quantity of position of each hyte, multiple row are divided into Part I and second Point.
Herein, each hyte in multiple hytes can be formed by 360 positions.Additionally, the length based on LDPC code word and position The quantity of the position that group includes, determines the quantity of the hyte of LDPC code word.For example, when the LDPC code word that length is 16200 is divided Open so that when each hyte has 360 positions, LDPC code word is divided into 45 hytes.Or, when length is 64800 LDPC code word is separated so that when each hyte has 360 positions, LDPC code word may be logically divided into 180 hytes.In addition, structure The quantity becoming the row of block interleaver 124 can determine according to modulator approach.This will be described hereinafter.
Therefore, the quantity based on the row constituting block interleaver 124, the quantity of hyte constituting LDPC code word and composition are many In individual hyte, the quantity of the position of each hyte is it may be determined that constitute the quantity of the row of each in Part I and Part II.
In each row of multiple row, according to the quantity of the row constituting block interleaver 124, the hyte that constitutes LDPC code word Quantity and constitute each hyte position quantity, Part I can be by can be by hyte among the multiple hytes with LDPC code word The as many row of quantity being written into the position that at least one of row hyte includes is formed.
In each row of multiple row, Part II can be by except with constitute among multiple hytes of LDPC code word can be by Hyte is written into outside the as many row of quantity of each position including at least some of each row of multiple row hyte Row formation.The quantity of the row of Part II can be with all hytes in addition to the hyte corresponding to Part I Including position quantity divided by the row constituting block interleaver 124 quantity when business's identical value of obtaining.In other words, Part II The quantity of row can include with not writing the remaining hyte of Part I among the hyte constituting LDPC code word The business's identical value obtaining when the quantity of position is divided by the quantity arranging.
That is, each in multiple row can be divided into by block interleaver 124:Part I, described Part I include with permissible The as many row of quantity of the position including by the hyte that hyte is written in each row;And Part II, described second Divide and include other row.
Therefore, Part I can be by the as many row of the quantity of the position including with each hyte (that is, the integral multiple with M As many row) formed.However, as noted previously, as the quantity constituting the codeword bit of each hyte can be M divide exactly portion Point, therefore, Part I can be formed by row as many with the integral multiple of the quantity of the position constituting each hyte.
In this case, block interleaver 124 can be by being write with identical method in the first and second It is interleaved with reading LDPC code word.
Block interleaver 124 can be by writing, by LDPC code word, each constituting Part I and Part II in a column direction Read in partial multiple row and in the row direction be written into LDPC code word, constitute Part I and Part II multiple Arrange and to be interleaved.
That is, by each row among multiple hytes of LDPC code word, multiple row can be written into by hyte will be constituted All positions of including of at least some hyte be continuously written into Part I multiple row each row, other hytes are included All positions separately and in a column direction separate position is write multiple row of Part II, and read write in the row direction Position in each row of multiple row of each part in constituting Part I and Part II, block interleaver 124 can be carried out Interweave.
In this case, block interleaver 124 can be by constituting LDPC based on the quantity of the row constituting block interleaver 124 Other hytes among multiple hytes of code word are separately interleaved.
By separating, by the quantity of multiple row, the position that other hytes include, in a column direction separate position is write structure Become multiple row of Part II, and reading is written into separate multiple row position, constituting Part II, block in the row direction Interleaver 124 can be interleaved.
That is, the other hytes among multiple hytes of LDPC code word can be included by block interleaver 124 by the quantity of row Position separately, and in a column direction separate position can be continuously written into the Part II of multiple row.Herein, wrap in other hytes The position including and the quantity of the hyte corresponding to the remainder producing when constituting the quantity of hyte of LDPC code word divided by the quantity arranging In position identical.
For example it is assumed that block interleaver 124 is by each including R1C row of individual row are formed.Furthermore, it is assumed that LDPC code word by NgroupIndividual hyte is formed, quantity N of hytegroupIt is not the multiple of C, and A × C+1=Ngroup(A is greater than 0 integer).Change Speech it is assumed that when constitute the quantity of hyte of LDPC code word divided by row quantity when, business is A and remainder is 1.
In this case, as shown in Figure 28 and Figure 29, each row can be divided into including R for block interleaver 1241The first of individual row Part and inclusion R2The Part II of individual row.In this case, R1May correspond to be written into the hyte of each row by hyte The quantity of the position including, and R2Can be from R1In deduct each row line number.
I.e., in the examples described above, can be A by the quantity of hyte that hyte is written in each row, and each row Part I can be formed by the as many row of the quantity of the position being included with A hyte, i.e. can be by as many with A × M number Row is formed.
In this case, block interleaver 124 will can be written into each hyte in arranging (i.e. by hyte in a column direction A hyte) position that includes writes the Part I of each row.
I.e., as shown in Figure 28 and Figure 29, block interleaver 124 is by hyte Y0, hyte Y1..., hyte YA-1In each hyte in Including position write the 1st row Part I the 1st to R1OK, by hyte YA, hyte YA+1..., hyte Y2A-1In each The the 1st to R of the Part I of position write the 2nd row that hyte includes1OK ..., by hyte YCA-A, hyte YCA-A+1..., hyte YCA-1In the position that includes of each hyte write last row C Part I the 1st to R1OK.
As described above, block interleaver 124 can be written in the hyte in the Part I of multiple row by hyte write wrapping The position including.
In other words, in above-mentioned example embodiment, hyte (Y0), hyte (Y1) ..., hyte (YA-1) in each position The position that group includes can the not separated and all writable first row in all of position, hyte (YA), hyte (YA+1) ..., hyte (Y2A-1) in the position that includes of each hyte can the not separated and writable secondary series ... in all of position, and hyte (YCA-A), hyte (YCA-A+1) ..., hyte (YCA-1) in the position that includes of each hyte can be not separated and all of position can Write last row.Therefore, it is written into using all hytes that Part I interweaves, so that the institute that same hyte includes Position is had all to be written in the same row of Part I.
Afterwards, block interleaver 124 by among multiple hytes except write multiple row Part I in hyte in addition to Separate position separately, and can be write the Part II of each row by position that hyte includes in a column direction.In this case, The position that other hytes include is separated by block interleaver 124, so that in a column direction the position of equal number is write each The Part II of row.Herein, position is write Part I and the order of Part II can overturn.That is, according to exemplary embodiment party Formula, position can be written into Part II before Part I.
In the examples described above, due to A × C+1=Ngroup, therefore, when the hyte constituting LDPC code word is continuously written into first Timesharing, last hyte Y of LDPC code wordNgroup-1It is not written into Part I and residue.Therefore, block interleaver 124 is by hyte YNgroup-1The position including is divided into C sub- hyte, as shown in figure 28, and continuous by separate position (that is, corresponding to when last Group (YNgroup-1) position that includes divided by C when the position of business that obtains) write the Part II of each row.
The separate position of per-column quantity is referred to alternatively as sub- hyte.In this case, each in sub- hyte can be write Enter each row of Part II.That is, the position that other hytes include can be separated, and can form sub- hyte.
That is, the 1st to R of the Part II that position write the 1st is arranged by block interleaver 1242OK, by the of position write the 2nd row The the 1st to R of two parts2OK ..., and by position write the 1st to R of the Part II arranging C2OK.In this case, block Position can be write the Part II of each row by interleaver 124 in a column direction, as shown in figure 28.
I.e., in the second portion, the position constituting hyte can be not written in same row, but can be written in multiple row. In other words, in the examples described above, last hyte (YNgroup-1) formed by M position, and therefore, last hyte (YNgroup-1) The position including divided by M/C and can be written into each row.That is, last hyte (YNgroup-1) position that includes divided by M/C, thus Formed in M/C sub- hyte, and each row of each the be written into Part II in sub- hyte.
Therefore, at least one hyte being interweaved by Part II, the position that at least one hyte includes is by separately simultaneously And write at least two row constituting Part II.
In the examples described above, position is write Part II by block interleaver 124 in a column direction.However, this is only example. That is, position can be write multiple row of Part II by block interleaver 124 in the row direction.However, in this case, block interleaver Position can be write Part I still using same procedure as described above by 124 in a column direction.
With reference to Figure 29, block interleaver 124 Part II in row C by the 1st row of the Part II in position write the 1st row The 1st row, by the 2nd row ... of the Part II in row C for the 2nd row of the Part II of position write the 1st row, etc. and by position Write the R of the Part II in the 1st row2The R of the Part II in row C for the row2OK.
On the other hand, block interleaver 124 is continuous in the row direction reads the position being written in each row of each part.Example As shown in Figure 28 and Figure 29, block interleaver 124 is continuous in the row direction to be read in the Part I being written in multiple row Position, and continuous reading is written in the position in the Part II of multiple row in the row direction.
Therefore, block interleaver 124 can will constitute the part intertexture of multiple hytes of LDPC code word by hyte, and will remain Separate position separately and is interweaved by the position that remaining hyte includes.That is, by predetermined hyte among multiple hytes will be constituted LDPC code word press multiple row that hyte writes Part I, the position that the other hytes among multiple hytes are included is separately simultaneously Each by separate position write Part II arranges, and reads multiple row of Part I and Part II in the row direction, Block interleaver 124 can be interleaved.
As described above, block interleaver 124 can use the method above with reference to Figure 27 to Figure 29 description that multiple hytes interweave.
Specifically, in the case of Figure 28, will not belong to the position that the hyte of Part I includes in a column direction and write Enter Part II and read these positions in the row direction.In consideration of it, the position that includes of the hyte that will not belong to Part I Order rearranges.Because the position that the hyte being not belonging to Part I includes is interweaved as above, therefore, with such Position does not have situation about interweaving to compare, and can improve the bit error rate (BER)/FER (FER) performance.
However, the hyte being not belonging to Part I can not be interleaved, as shown in figure 29.That is, because block interleaver 124 will It is not belonging to position write Part II that the group of Part I includes and read this from Part II on same line direction A little positions, so the order of position that the group being not belonging to Part I includes does not change and continuously exports modulator 130.? In this case, it is not belonging to the position that the group of Part I includes can continuously export and be mapped to modulation symbol.
In Figure 28 and Figure 29, the finally single hyte in multiple hytes is written into Part II.However, this only shows Example.The quantity of write hyte in the second portion can be according to the sum of the hyte of LDPC code word, the quantity of columns and rows, transmission sky Quantity of line etc. and change.
Block interleaver 124 can have the configuration as shown in following table 32 and table 33:
Table 32
Table 33
In above-mentioned table, C (or NC) be block interleaver 124 row quantity, R1It is the Part I constituting in each row The quantity of row, and R2It is the quantity constituting the row of Part II in each row.
Reference table 32 and table 33, according to modulator approach, quantity C of row has and order of modulation identical value, and multiple Each row in row by with the quantity of the position constituting LDPC code word divided by multiple row the as many quantity of quantity that obtains of quantity Row formation.
For example, when length N of LDPC code wordldpc16200 and modulator approach when being 64-QAM, block interleaver 124 by Six (6) individual row formed because order of modulation is six (6) in the case of 64-QAM, and each row by with R1+R2=2700 (= 16200/6) as many row is formed.
In addition, reference table 32 and table 33, when constituting the integral multiple of the quantity that the quantity of hyte of LDPC code word is row, block Interleaver 124 is interleaved and need not separate each row.Therefore, R1Corresponding to the quantity of the row constituting each row, and R2It is 0. By contrast, when constituting the integral multiple of quantity that the quantity of hyte of LDPC code word is not row, block interleaver 124 passes through will be every Individual row are divided into by R1Part I that individual row is formed and by R2The Part II that individual row is formed group is interleaved.
When the quantity of the row of block interleaver 124 is equal to the quantity of the position constituting modulation symbol, same hyte includes Bit mapping to the single position of each modulation symbol, as shown in table 32 and table 33.
For example, work as Nldpc=16200 and modulator approach when being 64-QAM, block interleaver 124 can be by each including 2700 Six (6) individual row of individual row are formed.In this case, the position that each hyte in multiple hytes includes be written into this six (6) In individual row, and the position writing in the same a line in each row continuously exports.In this case, due to the modulation in 64-QAM In method, six (6) individual positions constitute single modulation symbol, and therefore, the position (i.e. from the position of single row output) that same hyte includes can It is mapped to the single position of each modulation symbol.For example, the position that the hyte being written in the 1st row includes maps to each modulation On first of symbol.
Reference table 32 and table 33, sum (the i.e. R of the row of block interleaver 1241+R2) it is Nldpc/C.
Additionally, the amount R of the row of Part I1It is integral multiple M (for example, the M=of the quantity of the position that each group includes , and may be expressed as 360)And the amount R of the row of Part II2Can be Nldpc/C-R1.Herein In,It is less than or equal to NgroupThe maximum integer of/C.Due to R1It is the integer of the quantity of the position that each group includes Times M, therefore, position can write R by hyte1Secondary.
Additionally, table 32 and table 33 show, when constituting the integral multiple of quantity that the quantity of hyte of LDPC code word is not row, Block interleaver 124 is interleaved by each row is divided into two parts.
The length of LDPC code word is the sum that each arranges the row including divided by the quantity of row.In this case, work as structure When the quantity of the hyte of one-tenth LDPC code word is the integral multiple of quantity of row, each row is not divided into two parts so that by block interleaver 124 are interleaved.However, when constituting the integral multiple of quantity that the quantity of hyte of LDPC code word is not row, each row is divided Become two parts to be interleaved by block interleaver 124.
For example it is assumed that the quantity of the row of block interleaver 124 is identical with the quantity of the position constituting modulation symbol, and LDPC code Word is formed by 64800 positions, as shown in table 32.In this case, each hyte of LDPC code word is formed by 360 positions, and And LDPC code word is formed by the individual hyte in 64800/360 (=180).
When modulator approach is 16-QAM, block interleaver 124 can be formed by four (4) individual row, and each row can have The individual row in 64800/4 (=16200).
In this case, because the quantity constituting the hyte of LDPC code word is 180/4 (=45) divided by the quantity of row, because This, position can be written in each row by hyte, and each row need not be divided into two parts.That is, 45 hytes (are exactly to constitute The quantity of the hyte of LDPC code word divided by row quantity) include in position (i.e. the individual position in 45 × 360 (=16200)) can be written into In each row.
However, when modulator approach is 256-QAM, block interleaver 124 can be formed by eight (8) individual row, and each row can There is the individual row in 64800/8 (=8100).
In this case, because the quantity of the hyte of LDPC code word is 180/8=22.5 divided by the quantity of row, therefore, The quantity constituting the hyte of LDPC code word is not the integral multiple of the quantity arranging.Therefore, block interleaver 124 is by eight (8) individual row Each row is divided into two parts to execute intertexture by hyte.
In this case, because position should be write in the Part I of each row by hyte, therefore, it can be write by hyte The quantity entering the hyte in the Part I of each row is 22, that is, when the quantity of the hyte constituting LDPC code word is divided by the quantity arranging When the business that obtains, and therefore, the Part I of each row has the individual row in 22 × 360 (=7920).Therefore, wrap in 22 hytes 7920 positions including can be written in the Part I of each row.
The Part II of each row has and the quantity passing through the row deducting Part I the sum of row that arranges from each And the as many row of value obtaining.Therefore, the Part II of each row is formed by the individual row of 8100-7920 (=180).
In this case, the position that the hyte being not written in Part I includes separately and is write eight (8) In the Part II of individual row.
Due to writing individual for 22 × 8 (=176) hyte in Part I, therefore, the hyte in Part II will be written into Quantity be 180-176 (=4) (for example, constitute LDPC code word hyte Y0, hyte Y1, hyte Y2..., hyte Y178And hyte Y179Among hyte Y176, hyte Y177, hyte Y178With hyte Y179).
Therefore, block interleaver 124 can by be not written in Part I and from constitute multiple groups of LDPC code word it Four (4) the individual hytes that middle residue is got off are continuously written in the Part II of eight (8) individual row.
That is, block interleaver 124 can be in a column direction by hyte Y176180 positions write among 360 positions including the 1st row to the 180th row of the Part II of 1 row, and in a column direction by the Part II of other 180 positions write the 2nd row The 1st row to the 180th row.Additionally, block interleaver 124 can be in a column direction by hyte Y177Among 360 positions including 1st row to the 180th row of the Part II of 180 position write the 3rd row, and in a column direction by other 180 positions write the 4th 1st row of the Part II of row is to the 180th row.Additionally, block interleaver 124 can be in a column direction by hyte Y178360 including 1st row to the 180th row of the Part II of 180 position write the 5th row among individual position, and in a column direction by other 180 1st row of the Part II of individual position write the 6th row is to the 180th row.Additionally, block interleaver 124 can be in a column direction by hyte Y179 1st row to the 180th row of the Part II of 180 position write the 7th row among 360 positions including, and in column direction On by the 1st row of the Part II of other 180 positions write the 8th row to the 180th row.
Therefore, it is not written in Part I and position that hyte that residue is got off includes is not written to second In the same row divided, but can be separated and be write in multiple row.
Hereinafter, the block interleaver 124 of the Figure 23 according to illustrative embodiments will be described with reference to Figure 30.
The LDPC code word interweaving in groupIn, YjContinuously arrange, similar to
LDPC code word after group interweaves can be interweaved by block interleaver 124, as shown in figure 30.In this case, it is based on The quantity of the position that the quantity of the row of block interleaver 124 and hyte include, multiple row are divided into Part I by block interleaver 124 (part 1) and Part II (part 2).In this case, in the first portion, the position constituting hyte can be written into together In one row, and in Part II, the position constituting hyte can be written into that in multiple row, (that is, the position constituting hyte can be written at least In two row).
Input bit viContinuously write Part II from Part I upwards in row, and be subsequently expert at upwards continuously from first Part reads in Part II.That is, data bit viStart to Part II to be continuously written into from Part I in a column direction To in block interleaver, and subsequently in the row direction continuously from Part I to Part II in read.Therefore, Part I Multiple positions that same hyte includes map to the single position of each modulation symbol.In other words, the same hyte of Part I The position including can be respectively mapped in the multiple positions including respectively in multiple modulation symbols.
In this case, the quantity of the row of the Part I of block interleaver 124 and Part II and row quantity according to The length of modulation format and LDPC code word and change, as shown in following table 34.That is, for each modulation format and code length Part I interweave configuration and Part II block interleaving configure explanation in following table 34.Herein, the row of block interleaver 124 Quantity can be equal to the quantity of the position constituting modulation symbol.Additionally, quantity N of the row of Part Ir1Number with the row of Part II Amount Nr2Sum is equal to Nldpc/NC(herein, NCIt is the quantity of row).Further, sinceIt is 360 Multiple, therefore, multiple hytes can be written in the first portion.
Table 34
The operation of block interleaver 124 is described below.
As shown in figure 30, input bit vi(0≤i < NC×Nr1) be written into block interleaver 124 Part I ciThe r of rowi In row.Herein, ciAnd riIt is respectivelyAnd ri=(i mod Nr1).
Additionally, input bit vi(NC×Nr1≤ i < Nldpc) be written into block interleaver 124 Part II ciThe r of rowiOK In.Herein, ciAnd riMeet respectivelyAnd ri=Nr1+{(i-NC×Nr1)mod Nr2}.
Carry-out bit qj(0≤j<Nldpc) from rjThe c of rowjRead in row.Herein, rjAnd cjMeet respectivelyWith cj=(j mod NC).
For example, when length N of LDPC code wordldpcIt is 64800 and modulator approach when being 256-QAM, from block interleaver 124 The order of the position of middle output can be (q0,q1,q2,...,q63357,q63358,q63359,q63360,q63361,...,q64799)=(v0, v7920,v15840,...,v47519,v55439,v63359,v63360,v63540,...,v64799).Herein, the index on the right side of above-mentioned equation 0,7920,15840,23760,31680,39600,47520,55440,1,7921 can be embodied as eight (8) individual row, 15841,23761,31681,39601,47521,55441,…,7919,15839,23759,31679,39599,47519, 55439,63359,63360,63540,63720,63900,64080,64260,64440,64620,…,63539,63719, 63899,64079,64259,64439,64619,64799.
The intertexture operation of block interleaver 124 is described below.
Block interleaver 124 can by a column direction press hyte by multiple hytes write multiple row in and in the row direction Each row reading the multiple row writing multiple hytes by hyte to be interleaved.
In this case, the quantity constituting the row of block interleaver 124 can change according to modulator approach, and the number of row Amount can be the quantity divided by row for the length of LDPC code word.For example, when modulator approach is 64-QAM, block interleaver 124 can be by Six (6) individual row are formed.In this case, when length N of LDPC code wordldpcWhen being 16200, the quantity of row be 2700 (= 16200/6).
Method for by block interleaver 124 by hyte multiple hytes interweaved is described below.
When constituting the integral multiple of the quantity that the quantity of hyte of LDPC code word is row, block interleaver 124 can be by will be with The quantity constituting the hyte of LDPC code word is continuously written in each row by hyte divided by the hyte of the same multi-quantity of quantity arranging Row interweaves.
For example, when modulator approach is 64-QAM and length N of LDPC code wordldpcWhen being 16200, block interleaver 124 can Formed by the individual row of each include 2700 row six (6).In this case, due to when length N of LDPC code wordldpcIt is When 16200, LDPC code word is divided into (16200/360=45) individual hyte, therefore, when modulator approach is 64-QAM, LDPC code The quantity (=45) of the hyte of word can not be the integral multiple of the quantity (=6) of row.That is, when the quantity of the hyte of LDPC code word is removed With row quantity when, produce remainder.
As described above, when the quantity of the hyte constituting LDPC code word is not the whole of the quantity of row of composition block interleaver 124 During several times, each can be arranged and be divided into N number of part (N is greater than or equal to 2 integer) and execute intertexture by block interleaver 124.
Block interleaver 124 can by each row be divided into including with can by hyte be written in each arrange in hyte include The part (i.e. Part I) of the as many row of quantity of position and the part (i.e. Part II) including remaining rows, and make With separate partly in each execute intertexture.
Herein, including with can by hyte be written of the position that hyte includes the as many row of quantity part (i.e. Part I) can be made up of row as many with the integral multiple of M.That is, when modulator approach is 64-QAM, block interleaver 124 Each row is made up of 2700 row, and each row of therefore block interleaver 124 can be by the individual row in inclusion 2520 (=360 × 7) Part I and the Part II composition including the individual row of 180 (=2700-2520).
In this case, in order by constitute LDPC code word multiple hytes among can be written of position by hyte Group at least a portion write multiple row in after, block interleaver 124 can in a plurality of columns, except being written with hyte at least Remaining bit group is separated and is write by the region outside the region of a part.That is, block interleaver 124 is writable can be write by hyte Enter the position that at least a portion of the hyte in the Part I of multiple row includes, and the position that remaining hyte is included is divided Open and write in the Part II of multiple row.
For example, when modulator approach is 64-QAM, as shown in Figure 31 and Figure 32, it is individual that block interleaver 124 may include six (6) Row, and each row can be divided into Part I and the Part II including 180 row including 2520 row.
In this case, block interleaver 124 will can be written of, by hyte, the position that hyte includes in a column direction It is written in the Part I of each row.
That is, as shown in Figure 31 and Figure 32, block interleaver 124 can be by hyte (Y0)、(Y1)、…、(Y6) include position write Constitute first row Part I the 1st row in the 2520th row, by hyte (Y7)、(Y8)、…、(Y13) include position write 1st row to the 2520th row ..., by hyte (Y14)、(Y15)、…、(Y20) include position write the 1st row to the 2520th row, by position Group (Y21)、(Y22)、…、(Y27) include position write constitute the 4th row Part I the 1st row to the 2520th row, by position Group (Y28)、(Y29)、…、(Y34) include position write constitute the 5th row Part I the 1st row to the 2520th row, and By hyte (Y35)、(Y36)、…、(Y41) include position write constitute the 6th row Part I the 1st row to the 2520th row.
As described above, block interleaver 124 writes six (6) by being written of, by hyte, the position that hyte includes by hyte In the Part I of individual row.
Afterwards, block interleaver 124 can will be constituted among multiple hytes of LDPC code word except being written into the of six (6) individual row The position that the remaining hyte outside hyte in a part includes separates, and position write six (6) that in a column direction will be separate is individual In the Part II of row.In this case, in order to identical position can be written in the Part II of each row, block interleaving The position that remaining hyte includes can be separated by device 124 by the quantity of row, and in a column direction separate position is written in six (6) in the Part II of individual row.
For example, as shown in figure 31, among the multiple hytes constituting LDPC code word, block interleaver 124 can be in order by position Group (Y42), hyte (Y43) and hyte (Y44) write six (6) individual row Part II, these hytes are written into six (6) individual row Remaining hyte outside hyte in Part I.That is, block interleaver 124 can be in a column direction by hyte (Y42) include 180 positions among 360 positions write in the Part II of first rows, and in a column direction will remaining 180 write the In the Part II of two row, can be in a column direction by hyte (Y43) 180 positions among 360 positions including write the 3rd row Part II in, in a column direction by the Part II of remaining 180 positions write the 4th row, can in a column direction will be in place Group (Y44) in the Part II of 180 positions write the 5th row among 360 positions including, and in a column direction by residue In the Part II of 180 position write the 6th row.
Therefore, the position that after being written in Part I in place, remaining hyte includes can be not written into Part II In same row, but write on multiple row.
In addition, describing block interleaver 124 in above-mentioned example to write position in a column direction, this is merely exemplary.That is, Block interleaver 124 can write position in multiple row of Part II in the row direction.However, in this case, block interleaver Position can be write Part I still using same way as described above by 124 in a column direction.
With reference to Figure 32, position can be write second of the 1st row to the 8th row of Part II of first row by block interleaver 124 The 1st row dividing, position is write the 2nd row ... of the 2nd row to the 6th Part II arranging of the Part II of first row, and will 180th row of the Part II to the 6th row for the 180th row of the Part II of position write first row.
Therefore, hyte (Y42) position that includes can write in order first row Part II the 1st row to the 6th row Part II the 60th row, hyte (Y43) the 61st row of the position that the includes Part II that can write first row in order arrives 120th row of the Part II of the 6th row, and hyte (Y44) position that includes can write second of first row in order 180th row of the Part II to the 6th row for the 121st row dividing.
In addition, block interleaver 124 in the row direction in order read be written in each partly in position.That is, as Figure 31 With shown in Figure 32, block interleaver 124 can read in the Part I being written in six (6) individual row in the row direction in order Position, and read the position being written in the Part II of six (6) individual row in the row direction in order.
As described above, block interleaver 124 can use the method above with reference to Figure 27 to Figure 32 description that LDPC code word is many Individual hyte interweaves.
The LDPC code word of intertexture is mapped on modulation symbol modulator 130.The LDPC code word that modulator 130 can will interweave DeMux, the LDPC code word to DeMux are modulated, and the LDPC code word of modulation is mapped on constellation.
In this case, modulator 130 can generate modulation symbol using the position that each hyte in multiple hytes includes.
In other words, as described above, the position that different hyte includes can be respectively written in the different lines of block interleaver 124, And block interleaver 124 reads the position being written in different lines in the row direction.In this case, modulator 130 passes through The bit mapping read from different lines to be generated modulation symbol on the corresponding position of modulation symbol.Therefore, constitute modulation symbol Number position belong to different hytes.
For example it is assumed that modulation symbol is made up of C position.In this case, from C each arranging of block interleaver 124 The position read in row is mapped in the corresponding positions of modulation symbol, and therefore, these positions (that is, C position) of modulation symbol Belong to C different group.
Features described above is described below.
First, the LDPC code word DeMux that modulator 130 will interweave.For this reason, modulator 130 may include demultiplexer (not shown), the LDPC code word DeMux that will interweave.
The LDPC code word DeMux that demultiplexer (not shown) will interweave.Demultiplexer (not shown) is to intertexture LDPC code word executes serioparallel exchange, and the LDPC code word DeMux of intertexture is become have unit (or the data of predetermined position Unit).
For example, as shown in figure 33, demultiplexer (not shown) receives the LDPC code word Q=from interleaver 120 output (q0,q1,q2...), the LDPC code word bit of reception is continuously exported multiple subflows, the LDPC code word bit of input is converted into list Unit, and export these units.
In this case, the position having same index in each subflow of multiple subflows may make up same unit.Cause This, unit can be configured to similar to (y0,0,y1,0,…,yηMOD-1,0)=(q0,q1,qηMOD-1)、(y0,1,y1,1,…,yηMOD-1,1) =(qηMOD,qηMOD+1,…,q2xηMOD-1)、….
Herein, quantity N of subflowsubstreamsQuantity η of the position constituting modulation symbol can be equal toMOD.Therefore, constitute each The quantity of the position of unit can be equal to the quantity (i.e. order of modulation) of the position constituting modulation symbol.
For example, when modulator approach is 64-QAM, constitute quantity η of the position of modulation symbolMODIt is six (6), and therefore, Quantity N of subflowsubstreamsIt is six (6) and unit can be configured to similar to (y0,0,y1,0,y2,0,y3,0,y4,0,y5,0)= (q0,q1,q2,q3,q4,q5)、(y0,1,y1,1,y2,1,y3,1,y4,1,y5,1)=(q6,q7,q8,q9,q10,q11)、(y0,2,y1,2,y2,2, y3,2,y4,2,y5,2,y6,2,y7,2)=(q12,q13,q14,q15,q16,q17)...
The LDPC code word of DeMux can be mapped on modulation symbol for modulator 130.
Modulator 130 can be according to more modulation method (64-QAM etc.) to exporting from demultiplexer (not shown) Position (i.e. unit) is modulated.For example, when modulator approach be QPSK, 16-QAM, 64-QAM, 256-QAM, 1024-QAM and During 4096-QAM, constitute quantity η of the position of modulation symbolMOD(i.e. order of modulation) can be 2,4,6,8,10 and 12 respectively.
In this case, due to each unit of exporting from demultiplexer (not shown) by with constitute modulation symbol The as many position of quantity of position is formed, and therefore, modulator 130 can pass through will be single for each exporting from demultiplexer (not shown) First Continuous Mappings to generate modulation symbol in constellation point.Herein, modulation symbol corresponds to the constellation point on constellation.
However, according to circumstances, above-mentioned demultiplexer (not shown) can be omitted.In this case, modulator 130 can lead to Cross the continuous packet in predetermined position in the position of intertexture and a predetermined bit mapping is generated modulation symbol in constellation point.? In this case, according to modulator approach, modulator 130 can pass through ηMODIndividual position Continuous Mappings to generate modulation in constellation point Symbol.
Modulator 130 can be by the unit that will be exported from demultiplexer (not shown) with non-uniform constellation (NUC) method It is mapped to and be modulated in constellation point.
In non-uniform constellation method, once the constellation point in first quartile is defined, then the star in other three quadrants Seat point can be determined as follows.For example, when the set of the constellation point limiting for first quartile is X, this is integrated into the second quadrant In the case of become conj (X), become conj (X) in the case of third quadrant, and in the case of fourth quadrant become Become (X).
That is, once first quartile is defined, other quadrants can be expressed as follows:
1st a quarter (first quartile)=X
2nd a quarter (the second quadrant)=- conj (X)
3rd a quarter (third quadrant)=conj (X)
4th a quarter (fourth quadrant)=- X
When using non-homogeneous M-QAM, M constellation point can be defined as z={ z0,z1,…,zM-1}.In this case, When the constellation point being present in first quartile is defined as { x0,x1,x2,…,xM/4-1When, z can be defined as follows:
From z0To zM/4-1=from x0To xM/4
From zM/4To z2xM/4-1=-conj is (from x0To xM/4)
From z2xM/4To z3xM/4-1=conj is (from x0To xM/4)
From z3xM/4To z4xM/4-1=-(is from x0To xM/4)
Therefore, by being mapped to carry-out bit with index in non-uniform constellation methodZL On, the position [y that modulator 130 can will export from demultiplexer (not shown)0,…,ym-1] be mapped in constellation point.
When code check is 5/15,7/15,9/15,11/15 and 13/15, the constellation that limited by above-mentioned non-uniform constellation method Example be represented by following table 35.
Table 35
For following reasons, execute intertexture in the above-mentioned methods.
When LDPC code word bit is mapped on modulation symbol, it is mapped in the position in modulation symbol according to position, position can There are different reliabilitys (that is, receptivity or the probability of acceptance).According to the configuration of parity matrix, LDPC code word bit can have There are different code word characteristics.That is, the quantity according to 1 in the row being present in parity matrix (that is, row order), LDPC code word Position can have different code word characteristics.
Therefore, by the reliability of the code word characteristic considering LDPC code word bit and the position constituting modulation symbol, interleaver 120 Can be interleaved so that the LDPC code word bit with certain code word characteristic is mapped to the certain bits in modulation symbol.
For example, when by hyte X0To X44When the LDPC code word being formed carries out group intertexture based on equation 21 and table 19, group interweaves Device 122 can be according to X9、X7、X15、…、X35、X37Sequential output hyte.
In this case, the quantity of the row of block interleaver 124 is six (6), and the quantity of the row in Part I is The quantity of the row in 2520, and Part II is 180.
Therefore, among 45 groups constituting LDPC code word, seven (7) individual hyte (X9、X7、X15、X10、X11、X12、X13) can It is imported into the Part I of the first row of block interleaver 124, seven (7) individual hyte (X6、X21、X17、X14、X20、X26、X8) can quilt It is input to the Part I of the secondary series of block interleaver 124, seven (7) individual hyte (X25、X32、X34、X23、X2、X4、X31) can be defeated Enter the tertial Part I to block interleaver 124, seven (7) individual hyte (X18、X5、X27、X29、X3、X38、X36) can be transfused to To the Part I of the 4th row of block interleaver 124, seven (7) individual hyte (X39、X43、X41、X42、X40、X44、X1) can be imported into The Part I of the 5th row of block interleaver 124, seven (7) individual hyte (X28、X33、X22、X16、X19、X24、X0) block can be imported into The Part I of the 6th row of interleaver 124.
Additionally, hyte X30、X35And X37It is input to the Part II of block interleaver 124.Specifically, it is being input to After the Part II of one row, constitute hyte X30Position be input to the Part II of secondary series;Tertial being input to After Part II, constitute hyte X35Position be input to the 4th row Part II;And it is being input to the of the 5th row After two parts, constitute hyte X37Position be input to the 6th row Part II.
Block interleaver 124 can be from the first row to last column carry-out bit in order, and the position being exported by block interleaver 124 Can input in order to modulator 130.In this case, demultiplexer (not shown) can be omitted, or in input bit On the premise of sequentially constant, demultiplexer (not shown) can export in order.Therefore, including in hyte X9、X6、X25、X18、X39 And X28In each hyte in position may make up modulation symbol.
As another example, when composition hyte X0To X44LDPC code word when being based on equation 21 and table 25 and being interweaved by group, Group interleaver 122 can export hyte X in order25、X44、X8、...、X23、X14.
In this case, the quantity constituting the row of block interleaver 124 is six (6), and the quantity of the row of Part I is 2520, and the quantity of the row of Part II is 180.
Therefore, among 45 hytes constituting LDPC code word, seven (7) individual hyte (X25、X44、X8、X39、X37、X2、X11) It is input to the Part I of the first row of block interleaver 124, seven (7) individual hyte (X7、X0、X12、X4、X31、X33、X38) be transfused to To the Part I of the secondary series of block interleaver 124, seven (7) individual hyte (X43、X21、X26、X13、X28、X29、X1) it is input to block The tertial Part I of interleaver 124, seven (7) individual hyte (X27、X18、X17、X34、X3、X42、X10) it is input to block interleaving The Part I of the 4th row of device 124, seven (7) individual hyte (X19、X20、X32、X36、X40、X9、X41) it is input to block interleaver The Part I of 124 the 5th row, seven (7) individual hyte (X5、X35、X30、X22、X15、X16、X6) it is input to block interleaver 124 The Part I of the 6th row.
Additionally, hyte X24、X23And X14It is input to the Part II of block interleaver 124.It is being input to the of first row After two parts, constitute hyte X24Position be input to the Part II of secondary series;It is being input to tertial Part II Afterwards, constitute hyte X23Position be input to the 4th row Part II;And be input to the 5th row Part II it Afterwards, constitute hyte X14Position be input to the 6th row Part II.
Additionally, the position that block interleaver 124 can will enter into the 1st row continuously exports last column that each arranges, and from The position of block interleaver 124 output can be successively inputted to modulator 130.In this case, demultiplexer can be omitted (not showing Go out), or can in the case of the order not having to change the position being input to demultiplexer (not shown) continuous carry-out bit.Cause This, hyte X25、X7、X43、X27、X19And X5In the position that includes of each hyte may make up modulation symbol.
As another example, when based on equation 21 and table 28 to constituting hyte X0To X44LDPC code word carry out group interweave When, group interleaver 122 can be according to X31、X20、X21、...、X32And X43Sequential output hyte.
In this case, the quantity constituting the row of block interleaver 124 is six (6), and the quantity of the row of Part I is 2520, and the quantity of row in the second portion is 180.
Therefore, among 45 hytes constituting LDPC code word, seven (7) individual hyte (X31、X20、X21、X25、X4、X16、X9) The Part I of the first row of block interleaver 124, seven (7) individual hyte (X can be input to3、X17、X24、X5、X10、X12、X28) can It is input to the Part I of the secondary series of block interleaver 124, seven (7) individual hyte (X6、X19、X8、X15、X13、X11、X29) can quilt Input to the tertial Part I of block interleaver 124, seven (7) individual hyte (X22、X27、X14、X23、X34、X26、X18) can be defeated Enter the Part I of the 4th row to block interleaver 124, seven (7) individual hyte (X42、X2、X37、X44、X39、X33、X35) can be transfused to To the Part I of the 5th row of block interleaver 124, seven (7) individual hyte (X41、X0、X36、X7、X40、X38、X1) block can be input to The Part I of the 6th row of interleaver 124.
Additionally, hyte X30、X32And X43It is input to the Part II of block interleaver 124.It is being input to the of first row After two parts, constitute hyte X30Position be input to the Part II of secondary series;It is being input to tertial Part II Afterwards, constitute hyte X32Position be input to the 4th row Part II;And be input to the 5th row Part II it Afterwards, constitute hyte X43Position be input to the 6th row Part II.
Additionally, block interleaver 124 can be from the first row to last column carry-out bit in order and defeated by block interleaver 124 The position going out can input in order to modulator 130.In this case, demultiplexer (not shown) can be omitted, or defeated Enter position order constant on the premise of demultiplexer (not shown) can export in order.Therefore, including in hyte X31、X3、X6、 X22、X42And X41In each hyte in position may make up modulation symbol.
As noted previously, as certain bits are mapped to the certain bits in modulation symbol by interweaving, therefore, receiver-side High receptivity and high decoding performance can be realized.
Hereinafter, explanation is used for determining the method for π (j) according to various embodiments, wherein, π (j) is for group The parameter interweaving.Need the criterion considering as follows:
Criterion 1) different interleaved order are determined based on modulator approach and code check.
Criterion 2) consider the functional character of each hyte of LDPC code word and the function spy of the position of composition modulation symbol simultaneously Levy.
For example, in LDPC code word, Performance Characteristics according to group difference and with constitute each group position corresponding can Become node order (that is, connecting the quantity at edge to variable node and the characteristic of the figure connecting to variable node) and Change.Generally, the order of variable node is bigger, and performance is better.
In addition, the position constituting modulation symbol can have different Performance Characteristicses.For example, when using non-equal shown in table 35 During even 64-QAM (hereinafter referred to as 64-NUQ) constellation, for six (6) position y constituting 64-NUQ symbol0、y1、y2、y3、 y4、y5, each position (P (yi)) signal receiving performance by P (y0)≥P(y1)≥P(y2)≥P(y3)≥P(y4)≥P(y5) represent.
Therefore, when the LDPC code the use of length being 16200 and 64-NUQ, need to consider characteristic and the modulation methods of LDPC code Method, and need to select which that each hyte in 45 hytes is mapped among six (6) the individual positions constituting 64-NUQ symbol Individual position.
In this case, the first row of block interleaver 124 has among six (6) individual positions of 64-NUQ symbol with constituting High performance y0Correspondence, secondary series and y1Corresponding, the 3rd arranges and y2Corresponding, the 4th arranges and y3Correspond to, the 5th arranges and y4Corresponding, the 6th row With the y with worst performance5Corresponding.
Herein, 45 is not six (6) multiple, therefore, three (3) individual hytes corresponding with the Part II of block interleaver 124 (45-42) can map on two or more position among six (6) the individual positions constituting 64-NUQ symbol.For example, work as LDPC code When one hyte of word is written into first row and the secondary series of Part II, this hyte can be mapped to y0And y1On.
Correspondingly, when the LDPC code word using length being 16200 and 64-NUQ, constituting the six (6) of 64-NUQ symbol Among individual position, need Choose for user to y0Seven (7) hytes, need Choose for user to y1Seven (7) hytes, need Choose for user To y2Seven (7) hytes, need Choose for user to y3Seven (7) hytes, need Choose for user to y4Seven (7) hytes, need select Select and map to y5Seven (7) hytes, need Choose for user to y0And y1One (1) individual hyte, need Choose for user to y2And y3's One (1) individual hyte, and need Choose for user to y4And y5One (1) individual hyte.
In addition, for the decoding performance predicting LDPC code and modulator approach, it is possible to use probability density evolution method.Density evolution Method is passed through to receive the probability density function (PDF) of the log-likelihood ratio (LLR) of each hyte of LDPC code word and is calculated full The minimum signal to noise ratio (SNR) of sufficient QEF (QEF) is carrying out.Herein, SNR is referred to as noise threshold.
64-NUQ is to be formed by six (6) individual position levels.Herein, the PDF of LLR value corresponding with each level is g0(x)、g1 (x)、g2(x)、g3(x)、g4(x)、g5(x).That is, when the integer that i is between 0 and 5, individual in constitute 64-NUQ symbol six (6) Among position, with yiThe PDF of the LLR value of corresponding channel output valve is gi(x).
In addition, being among 16,200 45 hytes of LDPC code word corresponding with Part I seven (7) constituting length The PDF of the channel LLR of individual hyte is f1X (), the PDF of the channel LLR of seven (7) individual hytes corresponding with Part II is f2(x), The PDF of the channel LLR of seven (7) individual hytes corresponding with Part III is f3(x), seven (7) individual hytes corresponding with Part IV The PDF of channel LLR be f4(7), the PDF of the channel LLR of seven (7) individual hytes corresponding with Part V is f5X (), with the 6th Partly the PDF of the channel LLR of corresponding seven (7) individual hytes is f6(x).Additionally, with the first row of Part I and secondary series pair The PDF of the channel LLR of one (1) individual hyte answering is f1X (), corresponding with the first row of Part II and secondary series one (1) is individual The PDF of the channel LLR of hyte is f7X (), with the 3rd row of Part II and the channel of the 4th corresponding one (1) the individual hyte of row The PDF of LLR is f8X (), the PDF of the channel LLR of the 5th row of Part II and the 6th corresponding one (1) the individual hyte of row is f9 (x).In this case it is contemplated that relation formula shown by following equalities 22.
[equation 22]
f1(x)=g0(x), f2(x)=g1(x), f3(x)=g2(x), f4(x)=g3(x), f5(x)=g4(x), f6(x)= g5(x)
f7(x)=(g0(x)+g1(x))/2, f8(x)=(g2(x)+g3(x))/2, f9(x)=(g4(x)+g5(x))/2
In various exemplary embodiment, to design group interleaver by determining parameter π (j) interweaving for group During, the first step is from f1X () is to f945 positions that one is 16200 LDPC code word as composition length are selected among (x) Each in the PDF of LLR value of group.
In step 1-1 of the first step of design group interleaver, the PDF of the LLR value of whole hytes is not selected.Therefore, when During using probability density evolution method, according to equation 23, the PDF of the LLR numerical value of whole hytes uses fremain(x) value.This be not yet by The weighted average of the PDF selecting.
[equation 23]
fremain(x)=(7 × f1(x)+7×f2(x)+7×f3(x)+7×f4(x)+7×f5(x)+7×f6(x)+f7(x)+ f8(x)+f9(x))/45
In step 1-2 of the first step of design group interleaver, from f1X () is to f9The LLR value of each hyte is selected among (x) PDF.A total of 45 hytes, and nine (9) individual PDF can be selected for corresponding hyte altogether.For example, it may be assumed that f1X () is selected as the PDF of the first hyte, and the PDF of remaining hyte is not selected.In this case, for remaining bit The PDF, f of groupremainX () is used as following equation 24.This is the weighted average of not yet selected PDF.
[equation 24]
fremain(x)=(6 × f1(x)+7×f2(x)+7×f3(x)+7×f4(x)+7×f5(x)+7×f6(x)+f7(x)+ f8(x)+f9(x))/44
According to illustrative embodiments, in above step, for f1X () is selected as the PDF of the first hyte, can be arbitrarily Select the noise threshold with regard to additive white Gaussian noise (AWGN) channel wherein and with regard to Rayleigh channel noise threshold flat In the case of average minimum one.
In step 1-3 of the first step of design group interleaver, next hyte (selecting PDF for this hyte) and its PDF Selected based on step 1-2.For example if it is assumed that, in step 1-2, f1(x) be selected as the first hyte PDF (because In this case noise threshold mean value is minimum), then f6X () is selected as the PDF of the second hyte.In this case, remaining bit The PDF of group is using the f as shown in following equalities 25remain(x).This is the weighted average of not yet selected PDF.
[equation 25]
fremain(x)=(6 × f1(x)+7×f2(x)+7×f3(x)+7×f4(x)+7×f5(x)+6×f6(x)+f7(x)+ f8(x)+f9(x))/43
After step 1-46 carrying out the first step organizing interleaver designs in the same manner as described above, f1X () is to f9 (x) one of PDF be chosen or each hyte of being allocated to 45 hytes.That is, when the of group interleaver designs When one step completes, the PDF of the LLR value of corresponding hyte in 45 hytes is from f1X () is to f9Select among (x).
The second step of group interleaver designs is to generate the multiple π (j) meeting the condition determining in the first step, observes for pre- The actual bit error rate (BER) of fixed SNR value and FER (FER) performance, and select the π (j) with top performance.Thus, The step of measurement actual performance the reason be added to density evolution is:Because density evolution is unlimited in the length of LDPC code word Supposition under computational theory noise threshold, so density evolution may not estimate the correct performance with finite length LDPC code.
Method as described above is it may be determined that be used for the π (j) of the table 15- table 31 that group interweaves.
Hereinafter, the step 2 that group interleaver designs will be described in further detail.
In addition, as noted previously, as each hyte in the hyte of composition LDPC code word corresponds to parity matrix Each row group, therefore, the order of each row group has an impact to the decoding performance of LDPC code word.
For example, the relatively high quantity phase showing the parity check equations related to the hyte corresponding to row group of the order of row group To big, with the corresponding hyte of row group in the parity matrix being formed by multiple row groups with relative high order than with have The corresponding hyte of row group of relatively low order affects bigger on the decoding performance of LDPC code word.In other words, if having relatively high The row group of order does not suitably map, then the performance of LDPC code word will be greatly reduced.
Therefore, group interleaver may be designed such that the hyte root among the hyte constituting LDPC code word with highest order It is interleaved and is mapped to the certain bits of modulation symbol (or transmission symbol) according to π (j), and there are no other hytes of highest order Random Maps are to modulation symbol.In this case, by observing actual BER/FER performance, the performance of LDPC code word can be avoided Situation about being greatly reduced.
Hereinafter, following situations will be described in further detail:Encoder 110 is compiled by using 5/15 code check execution LDPC Code is to generate the LDPC code word with 16200 length, and to constitute modulation symbol by using 64-NUQ.
In this case, encoder 110 can execute LDPC coding, described even-odd check square based on parity matrix Battle array includes information word submatrix and the sub-parity check matrices with diagonal configuration as table 14 limits.
Therefore, parity matrix is formed by 45 row groups, and among 45 row groups, and 10 row groups have 10 rank Secondary, 7 row groups have 9 order, and 28 row groups have 1 order.
Therefore, the row group being 10 for only 10 orders among 45 row groups, if can generate for 10 row groups Dry π (j), to meet the predetermined condition in the first step organizing interleaver designs, and can retain sky for the π (j) of other row groups In vain.Hyte corresponding to other row groups can be configured to Random Maps to the position constituting modulation symbol.Subsequently, had by observation Close the actual BER/FER performance of specific SNR value, select the π (j) for 10 row groups with optimal performance.By fixing π J the part (that is, the π (j) for 10 row groups selected as described above) of () can avoid the significantly fall of the performance of LDPC code word Low.
Table 36
In addition, table 36 is represented by following table 36-1.
Table 36-1
In the case of table 36, equation 21 is represented by Y2=Xπ(2)=X8、Y6=Xπ(6)=X11、Y7=Xπ(7)=X7、Y9= Xπ(9)=X12、Y17=Xπ(17)=X13、Y27=Xπ(27)=X10、Y33=Xπ(33)=X9、Y35=Xπ(35)=X5、Y41=Xπ(41)=X6、 Y44=Xπ(44)=X14.
That is, by becoming the 2nd hyte, the 11st hyte being become the 6th hyte, the 7th hyte become the 7th the 8th hyte Group, the 12nd hyte is become the 9th hyte, the 13rd hyte becomes the 17th hyte, the 10th hyte becomes the 27th hyte, by the 9th Group becomes the 33rd hyte, the 5th hyte is become the 35th hyte, the 6th hyte become the 41st hyte and become the 14th hyte 44th hyte, and the order by path reorganization other hyte, group interleaver 122 can rearrange the suitable of multiple hytes Sequence.
In the case that some hytes have been fixed, apply features described above in the same manner.In other words, loose its The hyte corresponding to the row group with relatively high order among its hyte is than the position corresponding to the row group with relatively low order Group produces bigger impact to the decoding performance of LDPC code word.That is, even if preventing in the hyte by fixation with highest order In the case that the performance of LDPC code word reduces, the performance of LDPC code word can change according to the method for the other hyte of mapping.Therefore, Need the method that suitable Choose for user has the hyte of the second high order, to avoid the situation of performance relative mistake.
Therefore, in the case of having fixed the hyte with highest order, have among the hyte of composition LDPC code word The hyte of the second high order can be interleaved and be mapped to the certain bits of modulation symbol according to π (j), and other hyte can be reflected at random Penetrate.In this case, by observing actual BER/FER performance, the situation that the performance of LDPC code word is greatly reduced can be avoided.
Hereinafter, following situations will be described in further detail:Encoder 110 is compiled by using 5/15 code check execution LDPC Code is to generate the LDPC code word with 16200 length, and to constitute modulation symbol by using 64-NUQ.
In this case, encoder 110 can execute LDPC coding, described even-odd check square based on parity matrix Battle array includes information word submatrix and the sub-parity check matrices with diagonal configuration as table 14 limits.
Therefore, parity matrix is formed by 45 row groups, and among 45 row groups, and 10 row groups have 10 rank Secondary, 7 row groups have 9 order, and 28 row groups have 1 order.
Therefore, in the case that 10 row groups being 10 in the order in such as table 36 have been fixed, therefore, in other 35 Only 7 orders among individual row group are 9 row group, can generate some π (j) for 7 row groups, to meet group interleaver designs The first step in predetermined condition, and blank can be retained for the π (j) of other row groups.Hyte corresponding to other row groups can It is configured to Random Maps to the position constituting modulation symbol.Subsequently, by observing the actual BER/FER about specific SNR value Performance, selects the π (j) for 7 row groups with optimal performance.A part by fixing π (j) is (that is, selected as described above The π (j) for 7 row groups) being greatly reduced of performance of LDPC code word can be avoided.
Table 37
Table 38
In addition, table 38 is represented by following table 38-1.
Table 38-1
In the case of table 38, equation 21 is represented by Y2=Xπ(2)=X8、Y5=Xπ(5)=X2、Y6=Xπ(6)=X11、…、 Y40=Xπ(40)=X16、Y41=Xπ(41)=X6、Y44=Xπ(44)=X14.
That is, by becoming the 2nd hyte, the 2nd hyte being become the 5th hyte, the 11st hyte become the 6th the 8th hyte Group ..., the 16th hyte become the 40th hyte, the 6th hyte become the 41st hyte and the 14th hyte is become the 44th hyte, and And by path reorganization other hyte, group interleaver 122 can rearrange the order of multiple hytes.
In above-mentioned example embodiment, following situations are described:Code check based on 5/15 and parity matrix execution LDPC encodes, and described parity matrix is by the information word submatrix that such as table 14 limits and the even-odd check with diagonal configuration Submatrix is formed, but what this was merely exemplary, even and if based on different code checks and different parity matrix execution It is also possible to π (j) is determined based on said method in the case of LDPC code word.
Transmission equipment 100 shown in Figure 19 can will be mapped to signal transmission on constellation to receiving device (for example, Figure 34 1200).For example, the signal that transmission equipment 100 can will be mapped on constellation is mapped to OFDM (OFDM) frame, and Receiving device 1200 is transferred signals to by the channel of distribution.
Figure 34 is the block diagram of the configuration illustrating the receiving device according to illustrative embodiments.With reference to Figure 34, receiving device 1200 include demodulator 1210, multiplexer 1220, deinterleaver 1230 and decoder 1240.
Demodulator 1210 receives the signal from transmission equipment 100 transmission and is demodulated.Demodulator 1210 passes through to make to connect The signal received demodulates and generates the value corresponding to LDPC code word, and multiplexer 1220 is arrived in value output.In this situation Under, demodulator 1210 can use and the corresponding demodulation method of modulator approach used in transmission equipment 100.For this reason, transmission equipment 100 can be by the information transfer about modulator approach to receiving device 1200, or transmission equipment 100 can use transmission equipment 100 Predetermined modulation method and receiving device 1200 between executes modulation.
Value corresponding to LDPC code word is represented by the channel value for the signal receiving.Have multiple for determining channel value Method, for example, the method for determining log-likelihood ratio (LLR) value could be for determine channel value method.
LLR value be from transmission equipment 100 transmission position be 0 probability with position be 1 probability ratio logarithm value.Additionally, LLR value can be the place value being determined by hard decision, or can be basis from the probability that the position of transmission equipment 100 transmission is 0 or 1 The typical value that an affiliated part determines.
The output valve of demodulator 1210 is multiplexed by multiplexer 1220, and deinterleaver is arrived in value output 1230.
Multiplexer 1220 corresponds to the element of the demultiplexer of the Figure 33 being located in transmission equipment 100, and Execution is corresponding to the operation of demultiplexer.That is, multiplexer 1220 executes the contrary operation of the operation of demultiplexer, and And with respect to the output valve performance element of demodulator 1210 put in place conversion and in units of position export LLR value.However, when multichannel is divided When solution device omits from transmission equipment 100, multiplexer 1220 can omit from receiving device 1200.
About whether the information of execution DeMux operation can be provided by transmission equipment 100, or can be in transmission equipment 100 Limit in advance and receiving device 1200 between.
The output valve of multiplexer 1220 is deinterleaved by deinterleaver 1230, and decoder 1240 is arrived in value output.
Deinterleaver 1230 corresponds to the element of the interleaver 120 of transmission equipment 100, and executes corresponding to interleaver 120 operation.That is, deinterleaver 1230 is operated by the intertexture inversely performing interleaver 120 and deinterleaves LLR value.
For this reason, deinterleaver 1530 may include block deinterleaver 1231, group reverses deinterleaver 1232, group deinterleaver 1233, and parity check bit deinterleaver 1234, as shown in figure 35.
The output valve of multiplexer 1220 is deinterleaved by block deinterleaver 1231, and solves friendship by being worth to export to organize to reverse Knit device 1232.
The element of the block interleaver 124 that block deinterleaver 1231 corresponds to be located in transmission equipment 100, and inversely hold The intertexture operation of row block interleaver 124.
That is, by will write in each row from the LLR value that multiplexer 1220 exports in the row direction, and by making With being read each row of multiple row of write LLR value, block deinterleaver in a column direction by least a line that multiple row are formed 1231 are deinterleaved.
In this case, when block interleaver 124 is interleaved by each row is divided into two parts, block deinterleaver 1231 can be deinterleaved by each row is divided into two parts.
Additionally, when block interleaver 124 writes in the row direction and reads the hyte being not belonging to Part I, block deinterleaves Device 1231 can be deinterleaved by writing in the row direction and reading value corresponding with the hyte being not belonging to Part I.
Hereinafter, will be with reference to Figure 36 illustrated block deinterleaver 1231.However, this is only example, and available other Method implements block deinterleaver 1531.
Input LLR vi (0≤i<Nldpc) it is written into ri row and the ci row of block deinterleaver 1231.Herein, ci= (i mod Nc) and
On the other hand, read output LLR qi (0≤i from the ci row of the Part I of block deinterleaver 1231 and ri row<Nc ×Nr1).Herein,Ri=(i mod Nr1).
Additionally, reading output LLR qi (Nc × Nr1≤i from the ci row of Part II and ri row<Nldpc).Herein,Ri=Nr1+ { (i-Nc × Nr1) mode Nr2 }.
Group is reversed deinterleaver 1232 and is deinterleaved the output valve of block deinterleaver 1231, and value output is handed over to group solution Knit device 1233.
It is to reverse the corresponding element of interleaver 123 with the group being located in transmission equipment 100 that group reverses deinterleaver 1232, and And inversely perform the intertexture operation that group reverses interleaver 123.
That is, group is reversed deinterleaver 1232 and again can be arranged by changing the order of the LLR value being present in same hyte Arrange the LLR value in same hyte.When not execution group twist operation in transmission equipment 100, group can be omitted and reverse deinterleaver 1232.
The output valve that group is reversed deinterleaver 1232 by group deinterleaver 1233 (or packet deinterleaver) deinterleaves, and Parity check bit deinterleaver 1234 is arrived in value output.
Group deinterleaver 1233 is and the corresponding element of group interleaver 122 being located in transmission equipment 100, and inversely holds The intertexture operation of row group interleaver 122.
That is, group deinterleaver 1233 can be rearranged the order of multiple hytes by hyte.In this case, group deinterleaves Device 1233 can be pressed by the deinterleaving method of reverse application table 15 to table 31 according to the length of LDPC code word, modulator approach and code check Hyte rearranges the order of multiple hytes.
Parity check bit deinterleaver 1234 deinterleaves to the output valve execution parity check bit of group deinterleaver 1233, and And decoder 1240 is arrived in value output.
Parity check bit deinterleaver 1234 is corresponding with the parity check bit interleaver 121 being located in transmission equipment 100 Element, and inversely perform parity check bit interleaver 121 intertexture operation.That is, parity check bit deinterleaver 1234 can The LLR value corresponding to parity check bit among the LLR value that group deinterleaver 1233 exports is deinterleaved.In this case, Parity check bit deinterleaver 1234 can be by inversely the parity check bit deinterleaving method in equation 18 will be corresponding to parity check bit LLR value deinterleave.
However, according to the coding/decoding method of decoder 1240 and embodiment, parity check bit deinterleaver 1234 can be omitted.
Although the deinterleaver of Figure 34 1230 includes, and as shown in figure 35 three (3) are individual or four (4) individual elements, these elements Operation can be executed by discrete component.For example, when each belonging to hyte Xa、Xb、Xc、Xd、Xe、XfIn each hyte position constitute During single modulation symbol, deinterleaver 1230 can be deinterleaved these corresponding to it based on the single modulation symbol receiving Hyte position.
For example, when code check is 13/15 and modulator approach is 64-QAM, group deinterleaver 1233 can be executed based on table 19 Deinterleave.
In this case, each belong to hyte X9、X6、X25、X18、X39、X28In each hyte position may make up single Modulation symbol.Due to hyte X9、X6、X25、X18、X39、X28In one of each hyte position constitute single modulation symbol, because This, deinterleaver 1230 can based on the single modulation symbol receiving by bit mapping to corresponding to hyte X9、X6、X25、X18、X39、 X2Decoding initial value on.
Decoder 1240 can execute LDPC decoding by using the output valve of deinterleaver 1230.For this reason, decoder 1240 may include LDPC decoder (not shown) to execute LDPC decoding.
Decoder 1240 is the corresponding element of encoder 110 with transmission equipment 100, and can be by using from deinterleaving The LLR value execution LDPC of device 1230 output decodes to correct mistake.
For example, decoder 1240 can be based on the execution LDPC decoding of sum-product algorithm iterative decoding algorithm.Sum-product algorithm is to disappear Cease an example of pass-algorithm, and Message Passing Algorithm refers to by edge exchange message (for example, the LLR on bipartite graph Value), according to being input to variable node or check the message of node calculating output message and the algorithm being updated.
When executing LDPC decoding, decoder 1240 can use parity matrix.In this case, for decoding Parity matrix can have and the parity matrix identical configuration for the coding at encoder 110, and this exists Above with reference to Figure 20 to Figure 22 description.
Additionally, the information of relevant parity matrix for LDPC coding and the information about code check etc. can prestore In receiving device 1200, or can be provided by transmission equipment 100.
Figure 37 is the flow chart of the deinterleaving method illustrating the transmission equipment according to illustrative embodiments.
First, based on parity matrix, encoded by LDPC and generate LDPC code word (S1410), and LDPC code word is handed over Knit (S1420).
Subsequently, the LDPC code word of intertexture is mapped on modulation symbol (S1430).In this case, constitute LDPC code In the pre-determined bit that the position that predetermined hyte among multiple hytes of word includes maps in modulation symbol.
In this case, each hyte in multiple hytes can be formed by the position of M number, and M can be NldpcWith KldpcCommon divisor and also can be determined to meet Qldpc=(Nldpc-Kldpc)/M.Herein, QldpcIt is relevant parity matrix The cyclic shift parameter value of the row in the row group of information word submatrix, NldpcIt is the length of LDPC code word, and KldpcIt is LDPC code The length of the information word bit of word.
Additionally, operation S1420 may include and is interleaved the parity check bit of LDPC code word;Parity check bit is interweaved LDPC code word is divided into multiple hytes and rearranges the order of multiple hytes by hyte;And it is many by be sequentially rearranged Individual hyte is interleaved.
Based on above-mentioned equation 21, the order of multiple hytes can be rearranged by hyte.
Additionally, π (j) in equation 21 can at least one of length based on LDPC code word, modulator approach and code check really Fixed.
For example, when LDPC code word has 16200 length, modulator approach is 64-QAM, and when code check is 11/15, π J () can be defined as table 28.
As another example, when the length of LDPC code word is 16200, modulator approach is 64-QAM, and code check is 13/15 When, π (j) can be defined as table 19.
In addition, at S1420, it is divided into multiple hytes, rearranges the suitable of multiple hytes by hyte including by LDPC code word Sequence, and the multiple hytes rearranging are interweaved.
In this case, the order of multiple hytes based on equation 21, can be rearranged by hyte.
In addition, in equation 21, π (j) can at least one of length based on LDPC code word, modulator approach and code check really Fixed.
As an example, when the length of LDPC code word is 16200, modulator approach is 64-QAM, and when code check is 5/15, π J () can be determined to be as shown in Table 25.
However, what this was merely exemplary, and π (j) can be defined as above-mentioned table 15 such as and arrive table 31.
Multiple hytes are interleaved may include:Press each row that multiple hytes are write multiple row by hyte in a column direction In, and each row reading the multiple row being written with multiple hytes by hyte in the row direction.
Additionally, multiple hytes are interleaved may include:In can arranging by hyte write is multiple among multiple hytes extremely Some hytes few are continuously written in multiple row, and subsequently separate other hytes and be written at least some hyte step-by-step described Group be written in multiple row after in remaining region.
Figure 38 is the block diagram of the configuration illustrating the receiving device according to illustrative embodiments.
With reference to Figure 38, receiving device 3800 may include controller 3810, RF receiver 3820, demodulator 3830 and service weight Existing device 3840.
Controller 3810 determines RF channel and the PLP of the service for transmitting selection.RF channel can be by centre frequency and band Wide identification, and PLP can be by its PLP ID identification.For each component constituting special services, special services can be by extremely At least one PLP transmission included by a few RF channel.Hereinafter, it is assumed, for the sake of explanation, that playing needed for a service All data all transmit as PLP, described PLP passes through a RF transmission.In other words, service only has a number According to acquisition approach to reappear service, and data acquisition path is identified by RF channel and PLP.
RF receiver 3820 detection carrys out the RF signal of the RF channel that free controller 3810 selects, and will be by RF letter The OFDM symbol executing signal transacting on number and extracting is sent to demodulator 3830.Herein, signal transacting may include synchronous, Channel estimation, equilibrium etc..Information needed for signal transacting can be by receiving device 3810 and transmitter according to using and in fact Existing mode and predetermined value, and include in the predetermined OFDM symbol among OFDM symbol, and be subsequently communicated to connect Receiving unit.
Demodulator 3830 executes signal transacting on the ofdm symbols, extracts user's bag and user's bag is sent to service weight Existing device 3740, and service reproducer 3840 to reappear and subsequently to export the service being selected by user using user's bag.Herein, The form of user's bag can be different according to service implementation, and for example, it may be TS bag or IPv4 bag.
Figure 39 is the block diagram illustrating the demodulator according to illustrative embodiments.
With reference to Figure 39, demodulator 3830 may include frame de-mapping device 3831, the BICM decoder 3832 for L1 signaling, control Device 3833 processed, BICM decoder 3834 and output processor 3835.
Frame de-mapping device 3831 selects the multiple OFDM constituting FEC Block mono- based on the control information from controller 3833 Unit, and the OFDM unit of selection is provided BICM decoder 3834, wherein, these FEC Block belong to including OFDM symbol Selected PLP in frame.Frame de-mapping device 3831 also selects mono- with the corresponding multiple OFDM of at least one FEC Block including L1 signaling Unit, and the OFDM unit of selection is sent to the BICM decoder 3832 for L1 signaling.
BICM decoder 3832 for L1 signaling is executing letter with the FEC Block corresponding OFDM unit including L1 signaling Number process, extract L1 signaling bit, and L1 signaling bit being transferred to controller 3833.In this case, signal transacting can wrap Include extraction LLR value for the operation that LDPC code word is decoded, and using the LLR value extracting, LDPC code word is solved The process of code.
Controller 3833 extracts L1 signaling table from L1 signaling bit, and controls frame decoder using L1 signaling tabular value 3831st, the operation of BICM decoder 3834 and output processor 3835.Figure 39 illustrates the BICM decoder 3832 for L1 signaling Do not have using the control information from controller 3833.However, when L1 signaling have with above-mentioned L1 before signaling and signaling after L1 During the Rotating fields that Rotating fields are similar to, the BICM decoder 3832 for L1 signaling obviously can solve code block structure by least one BICM Become, and this BICM solves code block and the operation of frame de-mapping device 3831 can be controlled by the L1 signaling information on upper strata.
BICM decoder 3834 executes signal transacting to extract on the OFDM unit constituting the FEC Block belonging to selected PLP BBF (base band frame), and BBF is sent to output processor 3835.In this case, signal transacting may include extraction LLR Value is for the operation that LDPC code word is decoded, and operation LDPC code word being decoded using the LLR value extracting, This can be based on the control information execution exporting from controller 3833.
Output processor 3835 executes signal transacting on BBF, extracts user's bag and be sent to user's bag of extraction Service reproducer 3840.In this case, signal transacting can be executed based on the control information exporting from controller 3833.
According to illustrative embodiments, output processor 3835 includes extracting the BBF processor of BBP (base band bag) from BBF (not shown).
Figure 40 is used to illustrate select the moment of service selected to reappearing according to illustrative embodiments from user The flow chart of the operation of the receiving device till service.
It is assumed that preliminary sweep (S4010) place before the services selection (S4020) of user obtains about being available for user The information on services of all services selecting.Information on services may include relevant transmission and reappears special services institute in current receiving device The RF channel of data needing and the information of PLP.As the example of information on services, the Program Specific Information/service in MPEG2-TS Information (PSI/SI) can use, and typically can be realized by L2 signaling and top signaling.
In preliminary sweep (S4010), there is the synthesis letter of the PT Payload Type of PLP about being transferred to special frequency band Breath.As an example, there may be about whether each PLP being transferred to this frequency band includes the information of certain types of data.
When user selects service (S4020), selected service is transformed to transmission frequency and executes RF by receiving device Signaling detects (S4030).In frequency transformation operation (S4020), information on services can be used.
When RF signal is detected, receiving device execution L1 signaling from the RF signal of detection extracts operation (S4050).With Afterwards, receiving device selects the PLP (S4060) of the selected service of transmission based on the L1 signaling extracted, and extracts from selected PLP BBF(S4070).In S4060, information on services can be used.
The operation (S4070) extracting BBF may include the OFDM unit including the frame demapping of transmission and selection PLP Operation, extract the operation of LLR value for LDPC coding/decoding from OFDM unit, and using the LLR value extracting to LDPC The operation that code word is decoded.
Receiving device extracts BBP (S4080) using the header information of extracted BBF from BBF.Receiving device also uses The header information of the BBP being extracted extracts user's bag (S4090) from the BBP being extracted.The user being extracted wraps for reappearing Selected service (S4100).Extract operation (S4080) in BBP and user's bag extracts in operation (S4090), be usable in L1 Signaling extracts the L1 signaling information extracting in operation.
According to illustrative embodiments, L1 signaling information includes the type about the user's bag by corresponding PLP transmission Information, and about being used for the information of the operation in BBF by user's encapsulation.Above- mentioned information can be used on user's bag and extracts operation (S1480) in.Specifically, this information can be used in the operation extracting user's bag, and this operation is in BBF by user's encapsulation In contrary operation.In this case, for extracting user's bag (recovering empty TS bag and insertion TS sync byte) from BBP Process is identical with above description.
Non-emporary computer-readable medium can be provided, it stores for executing in order according to various illustrative embodiments Above-mentioned coding and/or deinterleaving method program.
Non-emporary computer-readable medium refers to semi-permanently data storage rather than data storage within a very short time Medium (such as, register, buffer and memory), and can be read by equipment.Above-mentioned various application or program are storable in In non-emporary computer-readable medium, such as, CD (CD), digital versatile disc (DVD), hard disk, Blu-ray Disc, general serial Bus (USB), storage card and read-only storage (ROM), and can be provided that.Although transmitter equipment and the frame of receiver apparatus In figure is shown without bus, but can execute communication via bus between each element of each equipment.Additionally, each equipment is also May include processor (such as CPU (CPU) or microprocessor) to execute above-mentioned various operation.
According to illustrative embodiments, the part being represented by frame when illustrating above-mentioned transmission equipment and receiving device, element Or at least one of unit can be presented as the hardware of various quantity, software and/or the firmware structure executing above-mentioned corresponding function. For example, at least one of these parts, element or unit can be controlled by one or more microprocessors or other in use The control of control equipment executes the direct circuit structure of corresponding function, such as, memory, process, logic, look-up table etc..Additionally, this At least one of a little parts, element or unit can be by containing for executing the one or more executable finger of specific logical function The module of order, journey logic bomb a part of embodying, and can be set by one or more microprocessors or other control Standby execution.Additionally, at least one of these parts, element or unit may also include processor, such as, execute corresponding function CPU, microprocessor etc..Two or more in these parts, element or unit are combined into executing two or more of combination One single part of part, all operations of the element of unit or function, single element or single unit.Additionally, these portions At least part of function of at least one of part, element or unit can be by another execution in these parts, element or unit. Although in addition, being shown without bus in above-mentioned block diagram, the communication between part, element or unit can be executed by bus.On The function aspects stating illustrative embodiments can be implemented in running algorithm on the one or more processors.In addition, by frame Or part, element or the unit that process step represents can use for electronic equipment, signal transacting and/or control, data Any amount of related-art technology of process etc..
Above-mentioned example embodiment and beneficial effect are merely exemplary, and are not necessarily to be construed as limiting the present invention Design.Illustrative embodiments can be readily applied to other types of equipment.Additionally, the description of illustrative embodiments is intended to Indicate that and the scope of unrestricted present inventive concept, and many replacements, change and change will for those skilled in the art Obviously.

Claims (15)

1. transmission equipment, including:
Encoder, is configured to low by being carried out to input bit based on the parity matrix including information word bit and parity check bit Density parity check (LDPC) encodes and to generate LDPC code word, and described LDPC code word includes multiple hytes, in the plurality of hyte Each hyte include multiple positions;
Interleaver, is configured to described LDPC code word is interleaved;And
Modulator, is configured to the LDPC code being interweaved word is mapped on modulation symbol,
Wherein, described interleaver is configured to described LDPC code word is interleaved so that constituting described in described LDPC code word The position that predetermined hyte among multiple hytes includes is located in the pre-determined bit of described modulation symbol.
2. transmission equipment according to claim 1, wherein, described parity matrix includes information word submatrix and odd even Verification submatrix,
Wherein, each hyte constituting in the plurality of hyte of described LDPC code word is formed by M position,
Wherein, M is NldpcAnd KldpcCommon divisor, and be confirmed as meeting Qldpc=(Nldpc-Kldpc)/M, and
Wherein, QldpcIt is the cyclic shift parameter related to the row in the row group of the information word submatrix of described parity matrix Value, NldpcIt is the length of described LDPC code word, and KldpcIt is the length of the information word bit of described LDPC code word.
3. transmission equipment according to claim 1, wherein, described interleaver includes:
Group interleaver, is configured to for described LDPC code word to be divided into the plurality of hyte, and rearranges by hyte the plurality of The order of hyte;And
Block interleaver, the plurality of hyte being configured to be rearranged order interweaves.
4. transmission equipment according to claim 3, also includes being configured to the parity check bit of described LDPC code word interweaves Parity check bit interleaver,
Wherein, the described LDPC code word that described group of interleaver is configured to be interleaved described parity check bit is divided into the plurality of position Group, and the order of the plurality of hyte is rearranged by hyte.
5. transmission equipment according to claim 3, wherein, described group of interleaver be configured to by using following equalities come by Hyte rearranges the order of the plurality of hyte:
Yj=Xπ(j)(0≤j < Ngroup),
Wherein, XjIt is j-th hyte before the plurality of hyte is interleaved, YjIt is after the plurality of hyte is interleaved J-th hyte, NgroupThe sum of the plurality of hyte, and π (j) be represent by described group of interleaver be interleaved suitable The parameter of sequence.
6. transmission equipment according to claim 5, wherein, the length based on described LDPC code word for the π (j), modulator approach and At least one of code check is determining.
7. transmission equipment according to claim 6, wherein, using the bit error rate (BER) and the FER of the plurality of hyte (FER) at least one of and probability density evolution method determines described π (j), and
Wherein, in described probability density evolution method, from multiple probability density functions (PDF) select with the plurality of hyte among There is the relevant PDF of the log-likelihood ratio (LLR) of a hyte of minimum noise value, then select the LLR with another hyte Relevant next PDF, until whole PDF of the LLR value for the plurality of hyte are chosen.
8. transmission equipment according to claim 5, wherein, when described LDPC code word has 16200 length, modulator approach It is 64-QAM and when code check is 5/15, described π (j) is defined as following table:
9. transmission equipment according to claim 3, wherein, described block interleaver is configured to by a column direction will be described Read during the position that multiple hytes include arranges by hyte write is multiple and in the row direction and be written with the plurality of position by hyte The plurality of row of the position that group includes are being interleaved.
10. transmission equipment according to claim 9, wherein, described block interleaver is configured among the plurality of hyte Can be continuously written in the plurality of row by the position that at least some of the plurality of row of hyte write hyte includes, and
Wherein, described block interleaver be configured to the position including with least some hyte described by hyte write the plurality of In the different region in region in row, the position that the hyte in addition at least some hyte described is included separates.
11. transmission equipments according to claim 9, wherein, described block interleaver is configured to the multiple row of respective inclusion The plurality of row are divided into Part I and Part II, and
Wherein, described block interleaver is configured to:
The position that at least some hyte is included writes described Part I, so that the position that same hyte includes is written into In the same row of described Part I;And
The position that at least one hyte in addition at least some hyte described is included writes described Part II, so that The position that includes of same hyte is written in the different row of described Part II.
The deinterleaving method of 12. transmission equipments, including:
By low-density checksum is carried out to input bit based on the parity matrix including information word bit and parity check bit (LDPC) encode to generate LDPC code word, described LDPC code word includes multiple hytes, each the hyte bag in the plurality of hyte Include multiple positions;
Described LDPC code word is interleaved;And
The LDPC code being interweaved word is mapped on modulation symbol,
Wherein, the described execution that interweaves is for making to wrap in the predetermined hyte among the plurality of hyte constituting described LDPC code word The bit mapping including is in the pre-determined bit of described modulation symbol.
13. deinterleaving methods according to claim 12, wherein, described parity matrix includes information word submatrix and strange Even parity check submatrix,
Wherein, each hyte constituting in the plurality of hyte of described LDPC code word is formed by M position,
Wherein, M is NldpcAnd KldpcCommon divisor, and be confirmed as meeting Qldpc=(Nldpc-Kldpc)/M, and
Wherein, QldpcIt is the cyclic shift parameter related to the row in the row group of the information word submatrix of described parity matrix Value, NldpcIt is the length of described LDPC code word, and KldpcIt is the length of the information word bit of described LDPC code word.
14. deinterleaving methods according to claim 12, wherein, the described inclusion that interweaves:
Described LDPC code word is divided into the plurality of hyte, and the order rearranging the plurality of hyte by hyte;And
The plurality of hyte that order has been rearranged interweaves.
15. deinterleaving methods according to claim 14, also include the parity check bit of described LDPC code word is interleaved,
Wherein, the described LDPC code word that described parity check bit is interleaved is divided into the plurality of hyte for by hyte again Arrange the order of the plurality of hyte.
CN201580027011.1A 2014-05-21 2015-05-21 Transmission device and its deinterleaving method Active CN106464270B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201910887123.4A CN110719114B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof
CN201910887121.5A CN110730010B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201462001155P 2014-05-21 2014-05-21
US62/001,155 2014-05-21
KR1020150000697A KR101775704B1 (en) 2014-05-21 2015-01-05 Transmitting apparatus and interleaving method thereof
KR10-2015-0000697 2015-01-05
PCT/KR2015/005099 WO2015178694A1 (en) 2014-05-21 2015-05-21 Transmitting apparatus and interleaving method thereof

Related Child Applications (2)

Application Number Title Priority Date Filing Date
CN201910887121.5A Division CN110730010B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof
CN201910887123.4A Division CN110719114B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof

Publications (2)

Publication Number Publication Date
CN106464270A true CN106464270A (en) 2017-02-22
CN106464270B CN106464270B (en) 2019-10-18

Family

ID=54882733

Family Applications (3)

Application Number Title Priority Date Filing Date
CN201910887123.4A Active CN110719114B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof
CN201580027011.1A Active CN106464270B (en) 2014-05-21 2015-05-21 Transmission device and its deinterleaving method
CN201910887121.5A Active CN110730010B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201910887123.4A Active CN110719114B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201910887121.5A Active CN110730010B (en) 2014-05-21 2015-05-21 Transmission apparatus and interleaving method thereof

Country Status (6)

Country Link
US (2) US11218173B2 (en)
EP (1) EP3146635B1 (en)
KR (6) KR101775704B1 (en)
CN (3) CN110719114B (en)
CA (3) CA3121696C (en)
MX (3) MX370108B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110071726A (en) * 2019-04-16 2019-07-30 南京大学深圳研究院 The building method and its code translator of combining LDPC code in multi-layered unit flash memory
CN110569974A (en) * 2018-06-06 2019-12-13 天津大学 DNA storage layered representation and interweaving coding method capable of containing artificial base
CN110784233A (en) * 2019-10-31 2020-02-11 中国工程物理研究院电子工程研究所 Physical layer scrambling code sequence recovery method in DVB-S2 standard
CN111371465A (en) * 2018-12-26 2020-07-03 上海交通大学 Bit interleaving method, system and medium for LDPC codeword
CN112369076A (en) * 2018-05-09 2021-02-12 瑞典爱立信有限公司 Radio network node, wireless device and methods therein for scheduling positioning System Information Blocks (SIBs)
CN113572481A (en) * 2021-05-26 2021-10-29 西安空间无线电技术研究所 FPGA-based LDPC (Low Density parity check) encoder with high code rate compatible with DVB-S2 and encoding method

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220114920A (en) * 2021-02-09 2022-08-17 삼성전자주식회사 Apparatus and method for performing block interleaving for data transmission
KR20220169049A (en) * 2021-06-17 2022-12-27 삼성전자주식회사 Encoder generating data packet, and operation method thereof, and operation method of electronic device including the encoder
US11799700B1 (en) * 2022-08-31 2023-10-24 Qualcomm Incorporated Decoding multi-level coded (MLC) systems

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1593012A (en) * 2002-07-03 2005-03-09 休斯电子公司 Bit labeling for amplitude phase shift constellation used with low density parity check (LDPC) codes
CN101044709A (en) * 2004-11-16 2007-09-26 英特尔公司 Multi-input multi-output OFDM transmitter and related methods for spatial interleaving a plurality of spatial streams
US20090063929A1 (en) * 2007-08-28 2009-03-05 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a communication system using low density parity check codes
CN101874352A (en) * 2007-11-26 2010-10-27 索尼公司 Data processing device, data processing method, coding device and coding method
US20110119568A1 (en) * 2009-11-18 2011-05-19 Samsung Electronics Co., Ltd. Method and apparatus for transmitting and receiving data in a communication system
US20120051460A1 (en) * 2010-08-26 2012-03-01 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a communication or broadcasting system using linear block code
US8369448B2 (en) * 2006-09-18 2013-02-05 Availink, Inc. Bit mapping scheme for an LDPC coded 32APSK system
CN103181085A (en) * 2011-08-17 2013-06-26 松下电器产业株式会社 Interleaving method and deinterleaving method
EP2690790A1 (en) * 2012-07-27 2014-01-29 Panasonic Corporation Bit interleaving for rotated constellations with quasi-cyclic LDPC codes
US8677219B2 (en) * 2008-10-03 2014-03-18 Thomson Licensing Method and apparatus for adapting a bit interleaver to LDPC codes and modulations under AWGN channel conditions using binary erasure surrogate channels

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08315567A (en) 1995-05-22 1996-11-29 Mitsubishi Electric Corp Semiconductor memory
US5689568A (en) * 1995-06-29 1997-11-18 Hughes Electronics Medium access control for a mobile satellite system
US5953311A (en) * 1997-02-18 1999-09-14 Discovision Associates Timing synchronization in a receiver employing orthogonal frequency division multiplexing
US6567465B2 (en) * 2001-05-21 2003-05-20 Pc Tel Inc. DSL modem utilizing low density parity check codes
GB2454195A (en) * 2007-10-30 2009-05-06 Sony Corp Address generation polynomial and permutation matrix for DVB-T2 16k OFDM sub-carrier mode interleaver
US7334181B2 (en) * 2003-09-04 2008-02-19 The Directv Group, Inc. Method and system for providing short block length low density parity check (LDPC) codes
ES2398851T3 (en) 2007-10-30 2013-03-22 Sony Corporation Apparatus and method of data processing
KR101435681B1 (en) * 2007-11-08 2014-09-02 삼성전자주식회사 Method and apparatus for transmitting and receiving data in a communication system using low density parity check code
CN101889398B (en) 2007-12-06 2013-10-23 三星电子株式会社 Method and apparatus for encoding and decoding channel in communication system using low-density parity-check codes
WO2009145588A2 (en) * 2008-05-29 2009-12-03 한국전자통신연구원 Method and apparatus for transmitting/receiving broadcasting-communication data
KR20110055410A (en) * 2009-11-18 2011-05-25 삼성전자주식회사 Method and apparatus for transmitting and receiving data in communication system
JP2011176645A (en) * 2010-02-24 2011-09-08 Sony Corp Data processing apparatus and data processing method
TWI581578B (en) * 2010-02-26 2017-05-01 新力股份有限公司 Encoder and encoding method providing incremental redundancy
JP5500379B2 (en) * 2010-09-03 2014-05-21 ソニー株式会社 Data processing apparatus and data processing method
JP2012151656A (en) * 2011-01-19 2012-08-09 Sony Corp Data processing device and data processing method
EP2506440A1 (en) 2011-03-30 2012-10-03 Samsung Electronics Co., Ltd. Apparatus and method for mapping and demapping signals in a communication system using a low density parity check code
KR101865068B1 (en) * 2011-03-30 2018-06-08 삼성전자주식회사 Apparatus and method for mapping/demapping signal in a communication system using a low density parity check code
JP5637393B2 (en) * 2011-04-28 2014-12-10 ソニー株式会社 Data processing apparatus and data processing method
EP2536030A1 (en) * 2011-06-16 2012-12-19 Panasonic Corporation Bit permutation patterns for BICM with LDPC codes and QAM constellations
US10425110B2 (en) 2014-02-19 2019-09-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US9602137B2 (en) 2014-02-19 2017-03-21 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN111200443B (en) 2014-03-19 2023-09-12 三星电子株式会社 Transmitting apparatus and interleaving method thereof
US9780808B2 (en) 2014-05-21 2017-10-03 Samsung Electronics Co., Ltd. Transmitter apparatus and bit interleaving method thereof
US9602245B2 (en) 2014-05-21 2017-03-21 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US9800269B2 (en) * 2014-05-21 2017-10-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US20160204804A1 (en) * 2015-01-13 2016-07-14 Sony Corporation Data processing apparatus and method
US9634692B2 (en) * 2015-05-19 2017-04-25 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US10439646B2 (en) * 2015-05-19 2019-10-08 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US9590758B2 (en) 2015-05-19 2017-03-07 Samsung Electronics Co., Ltd. Transmitting apparatus and mapping method thereof

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1593012A (en) * 2002-07-03 2005-03-09 休斯电子公司 Bit labeling for amplitude phase shift constellation used with low density parity check (LDPC) codes
CN101044709A (en) * 2004-11-16 2007-09-26 英特尔公司 Multi-input multi-output OFDM transmitter and related methods for spatial interleaving a plurality of spatial streams
US8369448B2 (en) * 2006-09-18 2013-02-05 Availink, Inc. Bit mapping scheme for an LDPC coded 32APSK system
US20090063929A1 (en) * 2007-08-28 2009-03-05 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a communication system using low density parity check codes
CN101874352A (en) * 2007-11-26 2010-10-27 索尼公司 Data processing device, data processing method, coding device and coding method
US8677219B2 (en) * 2008-10-03 2014-03-18 Thomson Licensing Method and apparatus for adapting a bit interleaver to LDPC codes and modulations under AWGN channel conditions using binary erasure surrogate channels
US20110119568A1 (en) * 2009-11-18 2011-05-19 Samsung Electronics Co., Ltd. Method and apparatus for transmitting and receiving data in a communication system
US20120051460A1 (en) * 2010-08-26 2012-03-01 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a communication or broadcasting system using linear block code
CN103181085A (en) * 2011-08-17 2013-06-26 松下电器产业株式会社 Interleaving method and deinterleaving method
EP2690790A1 (en) * 2012-07-27 2014-01-29 Panasonic Corporation Bit interleaving for rotated constellations with quasi-cyclic LDPC codes

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112369076A (en) * 2018-05-09 2021-02-12 瑞典爱立信有限公司 Radio network node, wireless device and methods therein for scheduling positioning System Information Blocks (SIBs)
CN112369076B (en) * 2018-05-09 2024-02-13 瑞典爱立信有限公司 Radio network node, wireless device and method therein for scheduling positioning System Information Blocks (SIBs)
US12137403B2 (en) 2018-05-09 2024-11-05 Telefonaktiebolaget Lm Ericsson (Publ) Radio network node, a wireless device and methods therein for scheduling positioning system information block (SIB)
CN110569974A (en) * 2018-06-06 2019-12-13 天津大学 DNA storage layered representation and interweaving coding method capable of containing artificial base
CN110569974B (en) * 2018-06-06 2021-08-24 天津大学 DNA storage layered representation and interweaving coding method capable of containing artificial base
CN111371465A (en) * 2018-12-26 2020-07-03 上海交通大学 Bit interleaving method, system and medium for LDPC codeword
CN111371465B (en) * 2018-12-26 2022-01-28 上海交通大学 Bit interleaving method, system and medium for LDPC codeword
CN110071726A (en) * 2019-04-16 2019-07-30 南京大学深圳研究院 The building method and its code translator of combining LDPC code in multi-layered unit flash memory
CN110784233A (en) * 2019-10-31 2020-02-11 中国工程物理研究院电子工程研究所 Physical layer scrambling code sequence recovery method in DVB-S2 standard
CN110784233B (en) * 2019-10-31 2023-06-27 中国工程物理研究院电子工程研究所 Physical layer scrambling code sequence recovery method in DVB-S2 standard
CN113572481A (en) * 2021-05-26 2021-10-29 西安空间无线电技术研究所 FPGA-based LDPC (Low Density parity check) encoder with high code rate compatible with DVB-S2 and encoding method
CN113572481B (en) * 2021-05-26 2023-09-29 西安空间无线电技术研究所 LDPC encoder and encoding method compatible with DVB-S2 at high speed code rate based on FPGA

Also Published As

Publication number Publication date
CN110730010A (en) 2020-01-24
KR20150134258A (en) 2015-12-01
US20190305801A1 (en) 2019-10-03
CN110719114B (en) 2023-06-16
CA3031266A1 (en) 2015-11-26
KR102531095B1 (en) 2023-05-10
CN106464270B (en) 2019-10-18
CN110730010B (en) 2023-06-20
MX2019014455A (en) 2020-02-10
CA3121696C (en) 2023-10-24
US11949433B2 (en) 2024-04-02
EP3146635A1 (en) 2017-03-29
KR20190041449A (en) 2019-04-22
BR112016027106A2 (en) 2021-06-08
KR101970723B1 (en) 2019-04-22
CA2949034C (en) 2019-03-12
KR20180133832A (en) 2018-12-17
EP3146635B1 (en) 2022-05-04
KR20220088839A (en) 2022-06-28
MX2016015204A (en) 2017-03-03
US11218173B2 (en) 2022-01-04
CN110719114A (en) 2020-01-21
KR102413021B1 (en) 2022-06-24
KR20170103730A (en) 2017-09-13
KR102116113B1 (en) 2020-05-27
KR20200058376A (en) 2020-05-27
US20220103190A1 (en) 2022-03-31
CA2949034A1 (en) 2015-11-26
MX2019014454A (en) 2020-02-10
EP3146635A4 (en) 2018-02-14
KR101928991B1 (en) 2018-12-14
KR101775704B1 (en) 2017-09-19
CA3121696A1 (en) 2015-11-26
CA3031266C (en) 2021-07-27
MX370108B (en) 2019-12-02

Similar Documents

Publication Publication Date Title
CN106464271B (en) Transmission device and its deinterleaving method
CN106464270B (en) Transmission device and its deinterleaving method
US10367533B2 (en) Transmitting apparatus and interleaving method thereof
US10511332B2 (en) Transmitting method including bit group interleaving
CN106416084B (en) Transmission device and its deinterleaving method
CN110649926B (en) Transmission apparatus and interleaving method thereof
CN110719109B (en) Transmission apparatus and interleaving method thereof
CN105210367B (en) Emit the method and apparatus of broadcast singal, receive the method and apparatus of broadcast singal
CN105359509B (en) The device for transmitting broadcast singal, the device for receiving broadcast singal, the method for transmitting broadcast singal and the method for receiving broadcast singal
US10367532B2 (en) Transmitting apparatus and interleaving method thereof
CN105340262A (en) Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals
US20160344419A1 (en) Transmitting apparatus and interleaving method thereof
US20160344423A1 (en) Transmitting apparatus and interleaving method thereof
BR112016027106B1 (en) METHOD OF INTERCALING A TRANSMISSION DEVICE, AND TRANSMISSION DEVICE

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant