CN105703879A - Two-state Viterbi detection system and method - Google Patents
Two-state Viterbi detection system and method Download PDFInfo
- Publication number
- CN105703879A CN105703879A CN201410710039.2A CN201410710039A CN105703879A CN 105703879 A CN105703879 A CN 105703879A CN 201410710039 A CN201410710039 A CN 201410710039A CN 105703879 A CN105703879 A CN 105703879A
- Authority
- CN
- China
- Prior art keywords
- module
- condition
- phase
- decision
- frequency domain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Error Detection And Correction (AREA)
Abstract
The present invention provides a two-state Viterbi detection system and method. The system comprises a time domain to frequency domain conversion module for converting an inputted time domain sample point signal into a frequency domain sample point signal, a difference judgment module for obtaining a judgment bit and a judgment variable, a phase error calculation module for calculating errors to obtain judgment error variables, a frequency domain two-state Viterbi module for carrying out the combined detection of the multiple judgment error variables and obtaining corrected judgment error variable values, a cache module for storing the judgment bit so as to match the processing time delay introduced by the frequency domain two-state Viterbi module, and a judgment bit correction module which corrects the judgment bit by using the corrected judgment error variables. The system and the method have the advantages that good detection performance can be obtained, the system complexity can be reduced, and the system and method are not sensitive to an h value, a frequency shift, a phase, a matched filter, and other factors.
Description
Technical field
The invention belongs to Sequence Detection technical field, particularly relate to a kind of two condition Viterbi detection system and method。
Background technology
The demodulation techniques of communication system are generally divided into coherent demodulation and non-coherent demodulation。Coherent demodulation typically requires receiver and first recovers carrier frequency and carrier phase, then utilizes channel estimation technique and balancing technique to be demodulated to received signal, recover and adjudicate。But receiver wants to obtain with frequency homophase, it is common that have certain difficulty。Non-coherent demodulation technology need not reach, with frequency homophase, relatively easily to realize, but the demodulation performance of non-coherent demodulation technology is generally poor than the demodulation performance of coherent demodulation technology by receiver。
At present, Continuous Phase Modulation (ContinuousPhaseModulation, CPM) technology, as Gaussian Frequency Shift Keying modulates (GaussfrequencyShiftKeying, GFSK) technology has good spectrum efficiency, has had been applied in many systems, such as bluetooth (Bluetooth, and global system for mobile communications (Globalsystemformobilecommunications, GSM) BT)；GFSK system can adopt coherent demodulation, it would however also be possible to employ non-coherent demodulation。But it is owing to coherent demodulation needs carrier frequency and phase place are had good tracking performance, often very difficult in systems in practice。Therefore, the application of non-coherent demodulation technology is comparatively general。
Class demodulation techniques critically important in non-coherent demodulation technology are differential ference spiral technology, also referred to as Differential Detection (DifferentialDetection, DD) technology。Differential Detection technology is facing generally towards differential modulation communication system；It is to say, first differential modulation communication system utilizes differential modulation technology modulation information source data at transmitting terminal, then Differential Detection technology is utilized to demodulate the signal received at receiving terminal。GFSK modulating system is exactly a class differential modulation system。Differential Detection technology generally comprises three classes；The first kind belongs to direct Technology of Judgment, namely directly makes decisions to received signal；Equations of The Second Kind belongs to balancing technique, generally utilizes DFF, first suppresses interference signal as much as possible, then equalizing signal is made decisions；3rd class Differential Detection technology generally utilizes famous Viterbi (Viterbi) Cleaning Principle, utilize maximum likelihood to pass in principle and multiple receiving symbols are carried out cascading judgement, improve detection performance further, Viterbi technology generally can obtain and detect performance preferably, but its complexity is also higher。
In prior art, for GFSK modulating system, people are in order to obtain the premium properties of Viterbi scheme, and simultaneously without wishing to paying higher complexity cost, thus seek some suboptimal designs energetically, under the premise that performance loss is little, reduce complexity significantly, as people utilize Laurent decomposition technique that CPM signal is expressed as the accumulation result of many pulse amplitude modulation (PAM) signal, owing to the PAM signal after decomposing has linear properties, Laurent decomposition technique can simplify the design of receiver, as shown in Figure 1, input signal is time-domain signal, h (t) is matched filter, L is the time span (in units of symbol period T) that the partial-response filtering device of CPM signal occupies, although this scheme can obtain good detection performance, but its complexity is too high, typically require multiple matched filter, the status number of Vitebi detector is also higher (being typically larger than 4)。Alternatively, it is also possible to the number of PAM signal is reduced, namely approximate CPM signal, reduce the complexity of the reception scheme based on Laurent decomposition technique further, it is possible to the status number of Vitebi detector is decreased to 2, but can introducing property loss of energy。
The actual know-why that with reference to optimum receiver of such scheme, also requires that the precondition with frequency homophase。
Need not reach with frequency homophase by receiver for noncoherent receiver, it is illustrated in figure 2 the technical scheme schematic diagram of noncoherent receiver based on Laurent decomposition technique, the r (t) time-domain signal for receiving, h (t) is matched filter banks, matches with each PAM signal；WF represents prewhitening filter, it is therefore an objective to will input signal albefaction；WMF represents whitened matched filter group；Signal, after albefaction, first carries out BranchMetric calculating, recycling Viterbi processor detection information bit。
Want to obtain better performance, whitened matched filter number in above-mentioned suboptimal design and the trellis states could number in Viterbi detector are still more, and whitened matched filter needs through meticulous design, and such scheme also shows many drawbacks such as the sensitivity of the value to modulation index h。
Additionally, CPM signal can also be adopted Rimoldi/Huber&Liu decomposition technique, the coalition of constant signal mapper when the thought of Rimoldi/Huber&Liu decomposition technique is CPM signal to be expressed as having the linear time invariant Lattice encoding device of memory and be memoryless。Utilize this decomposition technique, design of filter and raster search can be separated individual processing, and then implementation complexity can be decreased obviously。But the trellis states could number of its Viterbi detector is still more, and relevant with modulation index h value。For example, if h=1/3, state number is 6；If h=0.29=29/100, state number is 200, and this cannot realize。Therefore, further, available PSP thought reduces state number, and the phase state that the core concept of PSP technology is relevant with h can adopt the survivor path offhand decision terminating at current state。The program can one matched filter of minimum employing and two condition Viterbi detector, the general receiver scheme of its correspondence, as it is shown on figure 3, r (t) is time-domain signal, first passes through matched filter, carrying out Viterbi detection process again, final acquisition detects bit sequence。T is symbol period, and M is sequence length, and L is the length (in units of symbol period) of the partial-response filtering device of CPM signal, and p is the denominator of modulation index h, h=q/p, and q and p cannot reduce further。
The complexity of the program can accept, but the program is very sensitive to carrier wave frequency deviation and phase place, it is necessary to higher estimated accuracy, simultaneously that matched filter is also comparatively sensitive, it is necessary to well-designed matched filter。
In a word, the representative Viterbi scheme of above three all works in time domain, and complexity is higher or the factors such as modulation index value, frequency deviation, phase place, matched filter is comparatively sensitive。
Summary of the invention
In view of this, the embodiment of the present invention proposes a kind of two condition Viterbi detection system and method, to reduce system complexity, improves the robustness of Sequence Detection。
First aspect, embodiments provides a kind of two condition Viterbi detection system, and described system includes:
Time domain is transformed into frequency domain module, for the time domain sample point signal of input is converted to domain samples point signal；
Difference judging module, is used for obtaining decision bits and judgment variables；
Phase error computation module, is used for calculating error and obtains decision error variable；
Frequency domain two condition viterbi module；For to multiple decision error variable joint-detection, it is thus achieved that revised decision error variate-value；
Cache module, is used for storing decision bits, to mate the process time delay that frequency domain two condition viterbi module introduces；
Decision bits correcting module, utilizes revised decision error variable that decision bits is modified。
Second aspect, embodiments provides a kind of two condition witt ratio detection method, and described method includes:
Utilize time domain to be transformed into frequency domain module and the time domain sample point signal of input is converted to domain samples point signal；
Utilize difference judging module that domain samples point signal is carried out difference judgement, it is thus achieved that decision bits and judgment variables；
By decision bits input buffer module, to mate the process time delay that frequency domain two condition Viterbi introduces, then judgment variables and decision bits are input to phase error computation module, to calculate decision error variable；
Described decision error variable is input to frequency domain two condition viterbi module, utilize multiple decision error variable joint-detection, obtaining revised decision error variate-value, wherein, namely described revised decision error variate-value is certain trellis states could attribute of frequency domain two condition viterbi module；
Utilizing the decision bits that revised decision error variable and cache module export to enter into decision bits correcting module to be modified, bit is revised in output。
The present invention has the advantage that and has the benefit effect that owing to adopting technique scheme, both can obtain good detection performance, and can reduce again system complexity, also that the factors such as h value, frequency deviation, phase place, matched filter is insensitive。
Accompanying drawing explanation
By reading the detailed description that non-limiting example is made made with reference to the following drawings, the other features, objects and advantages of the present invention will become more apparent upon:
Fig. 1 is the coherent receiver technical scheme schematic diagram in prior art based on Laurent decomposition technique；
Fig. 2 is the technical scheme schematic diagram of the noncoherent receiver in prior art based on Laurent decomposition technique；
Fig. 3 is the technical scheme schematic diagram of receiver in PSP technology in prior art；
The structure chart of the two condition Viterbi detection system that Fig. 4 provides for the embodiment of the present invention；
The flow chart of the two condition witt ratio detection method that Fig. 5 provides for the embodiment of the present invention；
Fig. 6 is the transmitter processes block diagram of bluetooth BDR pattern and LE pattern；
The receiver that Fig. 7 is bluetooth BDR and LE pattern processes block diagram；
Fig. 8 be the two condition Viterbi detection technical scheme of the BDR pattern of Bluetooth system and LE pattern realize block diagram；
Fig. 9 is viterbi module grid map；
Figure 10 is the impact of performance schematic diagram after Bluetooth system uses two condition witt ratio detection method。
Detailed description of the invention
Below in conjunction with drawings and Examples, the present invention is described in further detail。It is understood that specific embodiment described herein is only used for explaining the present invention, but not limitation of the invention。It also should be noted that, for the ease of describing, accompanying drawing illustrate only part related to the present invention but not full content。
As shown in Figure 4, a kind of two condition Viterbi detection system, including:
Time domain is transformed into frequency domain module 400, for the time domain sample point signal of input is converted to domain samples point signal；
Difference judging module 401, is used for obtaining decision bits and judgment variables；
Phase error computation module 403, is used for calculating decision error and obtains decision error variable；
Frequency domain two condition viterbi module 404；For to multiple decision error variable joint-detection, it is thus achieved that revised decision error variate-value；
Cache module 402, is used for storing decision bits, to mate the process time delay that frequency domain two condition viterbi module 504 introduces；
Decision bits correcting module 405, utilizes revised decision error variable that decision bits is modified。
As it is shown in figure 5, the present invention provides a kind of two condition witt ratio detection method, the method comprises the following steps:
Step one S1: utilize time domain to be transformed into frequency domain module and the time domain sample point signal of input is converted to domain samples point signal；
Step 2 S2: utilize difference judging module that domain samples point signal is carried out difference judgement, it is thus achieved that decision bits and judgment variables；
Step 3 S3: by decision bits input buffer module, to mate the process time delay that frequency domain two condition Viterbi introduces, then is input to phase error computation module by judgment variables and decision bits, to calculate decision error variable；
Step 4 S4: described decision error variable is input to frequency domain two condition viterbi module, utilize multiple decision error variable joint-detection, obtain revised decision error variate-value, wherein, namely described revised decision error variate-value is certain trellis states could attribute of frequency domain two condition viterbi module；
Step 5 S5: utilizing the decision bits that revised decision error variable and cache module export to enter into decision bits correcting module and be modified, bit is revised in output。
Below in conjunction with embodiment to the detailed description of the invention。
The BDR pattern of Bluetooth system and LE pattern all adopt GFSK mode to be modulated, as shown in Figure 6, the bit sequence of input initially enters two-phase PSK (BinaryPhaseShiftKeying, BPSK) module 600 carries out BPSK mapping, namely bit 0 is mapped as-1, bit 1 is mapped as+1, up-sampling operation is carried out subsequently into up-sampling module 601, namely operation is replicated, assume up-sampling factor M=8, it is about to input signal replication 7 times, 8 identical sample points of value are obtained altogether after up-sampling, Gaussian pulse shaping and gaussian filtering operation is carried out then into Gaussian pulse Shaping Module 602, enter back into integration module 603 and phase modulation module 604 is integrated respectively, phase-modulation etc., until entering front end of emission 605 to obtain transmitting signal transmitting in the air。
As shown in Figure 7, antenna receives radiofrequency signal from air interface, coordinated device (Tuner) 700 is down-converted to intermediate frequency (Intermediatefrequency, IF) signal, it is then passed through analog-digital converter (Analog-digitalConverter, ADC) 701 digital signal is converted to, direct current (DirectCurrent is removed through DCNotch module 702, DC) component, change (DownConversion) module 703 then through frequency reducing and be converted to base band, then low-pass filtered device (LowPassFilter, LPF) 704 out-of-band interference is filtered, matched wave filter (MatchiedFilte, MF) 705 carry out Shape correction to received signal, automatic growth control (AutomaticGainControl afterwards, AGC) module 706 obtains variable gain amplifier (VariableGainAmplifier, VGA) gain factor, feed back to Tuner700；It follows that time-domain signal enters CORDIC module 707 obtains the phase value of input signal, enter back into difference block 708, the phase value of current sample point is deducted the phase value of a upper sample point, it is thus achieved that differential phase value；Frequency domain two condition viterbi module 710 is given, the revised bit sequence of final acquisition by the differential phase sequence of acquisition。Wherein, SNR detection module 709 provides symbol synchronization information。Also used CORDIC and difference operation due to SNR detection module 709, therefore, Fig. 8 frequency domain two condition viterbi module comprises the difference judgement in original Viterbi block diagram, phase error computation, buffer memory, frequency domain two condition Viterbi and decision bits correcting module。
As shown in Figure 8, embodiments providing a kind of Bluetooth system BDR pattern and LE pattern two condition Viterbi detection system, this system includes: seek phase module 806, and the time domain sample signal of input is extracted phase place；Difference block 800, phase place carries out difference operation and obtains differential phase；Wherein, asking phase module 806 and difference block 800 is that the time domain in Fig. 4 is transformed into frequency domain module 400, for the time domain sample point signal of input is converted to domain samples point signal；Difference judging module 801, is used for obtaining decision bits and judgment variables；Phase error computation module 803, is used for calculating error and obtains decision error variable；Frequency domain two condition viterbi module 804；For to multiple decision error variable joint-detection, it is thus achieved that revised decision error variate-value；Cache module 802, is used for storing decision bits, to mate the process time delay that frequency domain two condition viterbi module introduces；Decision bits correcting module 805, utilizes revised decision error variable that decision bits is modified。
Wherein two condition witt ratio detection method:
As shown in Figure 8, by asking phase module 806 that the time domain sample signal of input is extracted phase place, tan or CORDIC can be adopted to realize, enter difference block 800, phase place is carried out difference operation, deduct the phase place of previous sample by the phase place of current sample, it is thus achieved that differential phase, or be called frequency；Differential phase value enters difference judging module 801, makes decisions, and the implementation of " difference judgement " module 801 is as follows:
M corresponding for one signal differential phase value being added up mutually, or added up mutually by Partial Differential phase value, it is thus achieved that judgment variables (dec_sig), the acquisition methods of decision bits (dec_bit) is:
If dec_sig > 0, then dec_bit=1；Otherwise, dec_bit=0。
Judgment variables and decision bits enter phase error computation module 803 and calculate phase error, and the operational approach of " phase error computation " module 803 is:
First decision bits (dec_bit) 0 or 1 is mapped as-pi/2 or+pi/2 (dec_bit_phase), if i.e. dec_bit=1, dec_bit_phase=pi/2；If dec_bit=0, dec_bit_phase=-pi/2；
Again judgment variables (dec_sig) is converted to value-pi/2 ideally or+pi/2, many non-ideal factors can be introduced under practical situation, such as the deviation etc. of interference, noise and modulation index h value, be designated as dec_sig_phase, then the computing formula of phase error err_phase is:
Err_phase=dec_sig_phase-dec_bit_phase。
Guarantee the span of all phase places for [-pi ,+pi), namely if desired, phase value after reply operation every time carries out the operation of delivery 2 × pi, wherein, dec_sig_phase=dec_sig/ (4 × h_mid), h_mid represents middle modulation index value。As for LE pattern, h_mid=0.50；For BDR pattern, h_mid=0.315, if having employed Partial Differential phase value, reply formula is slightly revised。
Judgement phase error variable enters into frequency domain two condition viterbi module 804 and detects, and concrete detection method is:
As it is shown in figure 9, grid figure comprises 2 states, it is designated as state S1 and S2 respectively, its element with state index respectively 1 and 2；This grid map can unfailingly extend down over time, and Fig. 9 only gives the schematic diagram in two moment。Wherein, SM represents i.e. state value, SM (T, S) state value of state S during moment T (particular moment) is represented, and T and S all adopts index value to represent, as SM (n-1,1) represents the state value of moment T (n-1) (previous moment of particular moment), state S1。Wherein, BM represents finger values, BM2=f (BM), namely BM carries out the process of some functions and can obtain BM2 value, such as:
BM2=| BM |；
BM2=BM × BM。
Function f () is dull liter even function。
BM (T, Sf, St) and BM2 (T, Sf, St) represents moment T, comes from state Sf (Statefrom), goes to the finger values of state St (Stateto) and the deformation values of finger values。As, BM2 (n, 1,1) represents moment T (n), comes from state S1, goes to the deformation values of the finger values of state S1。So, new state value, namely the method for solving of the state value in moment T (n) such as SM (n, 1) is as follows:
SM (n, 1)=min (SM (n-1,1)+BM2 (n, 1,1), SM (n-1,2)+BM2 (n, 2,1))。
Definition PM, PathMetric, i.e. path values, then:
PM (n, Sf, St)=SM (n-1, Sf)+BM2 (n, Sf, St)。
SM (n, 1) can be write as:
SM (n, 1)=min (PM (n, 1,1), PM (n, 2,1))。
Namely take the smaller value in two PM values, write down the state Sf that this less PM value is corresponding, the i.e. state that rises of surviving branch simultaneously, and this surviving branch is added in the survivor path that this St state is corresponding, as returning the path foundation chased after。
Wherein, the computational methods of BM are as follows:
BM (n, Sf, St)=EP (n)-V (St)+F × PR (n-1, Sf)。
Wherein, EP (n) represents the phase error (err_phase) of the module input in moment T (n), V (St) represent corresponding for state St status attribute (as, 0 and-pi), F is invariant, and 0 < F < 1, PR represents reference phase (PhaseReference), PR (n-1, Sf) represents moment T (n-1), reference phase corresponding for state Sf。Wherein, the method for solving of PR value is as follows:
PR (n-1, Sf)=BM (n-1, Sf ', Sf)。
State Sf ' therein is the source status of moment T (n-1), surviving branch corresponding for state Sf。
As all SM value SM (n obtaining moment T (n), 1) and SM (n, 2), take the smaller value in two SM values, write down the state of its correspondence, then according to the survivor path that this state is corresponding, pass through back and chase after, the status attribute of correspondence that acquisition (depends on the sequence length of joint-detection) in the past sometime, as, 0 or-pi, using this status attribute output valve viterbi_out as moment T (n), the status attribute that two states of " frequency domain two condition Viterbi " module 804 are corresponding is 0 and-pi, or it is 0 and pi, because after delivery 2 × pi, pi and-pi is equal；So, output (viterbi_out) value of frequency domain two condition viterbi module 804 or be 0, or it is non-zero (-pi or pi)。
In aforesaid operations process, owing to PM value adds up always, in practical work process, overflow at last, it is possible to have multiple method to prevent it from overflowing。A kind of method is to be changed into by PM formula:
PM (n, Sf, St)=G × SM (n-1, Sf)+(1-G) × BM2 (n, Sf, St)。
Wherein, G is an invariant, 0 < G < 1。
Another kind of method is, in cumulative process, cuts a variable, and this variable is relevant with module input value in the past, but beyond the memory scope of viterbi algorithm。
The decision bits that last revised decision error variable and cache module 802 export enters into decision bits correcting module 805 and is modified, and its method is:
If viterbi_out is equal to 0, then the correction bit out_bit=dec_bit, the dec_bit that export represent the decision bits after time delay；Otherwise, out_bit=1-dec_bit, namely dec_bit is negated。
As shown in Figure 10, the performance of the present invention has approached theoretical performance limit, and h_mid is insensitive, wherein adopt awgn channel, the sequence length of joint-detection is 5 bits, BT pattern is BDR pattern, and the up-sampling factor is 8, in practical implementations, owing to consider that hardware realizes, h_mid is also not equal to 0.315。
Above embodiments of the invention are described in detail, but described content has been only presently preferred embodiments of the present invention, it is impossible to be considered the practical range for limiting the present invention。All equalizations made according to the present patent application scope change and improvement etc., all should still belong within the patent covering scope of the present invention。
The foregoing is only the preferred embodiments of the present invention, be not limited to the present invention, to those skilled in the art, the present invention can have various change and change。Any amendment of making within all spirit in the present invention and principle, equivalent replacement, improvement etc., should be included within protection scope of the present invention。
Claims (19)
1. a two condition Viterbi detection system, it is characterised in that including:
Time domain is transformed into frequency domain module, for the time domain sample point signal of input is converted to domain samples point signal；
Difference judging module, is used for obtaining decision bits and judgment variables；
Phase error computation module, is used for calculating error and obtains decision error variable；
Frequency domain two condition viterbi module；For to multiple decision error variable joint-detection, it is thus achieved that revised decision error variate-value；
Cache module, is used for storing decision bits, to mate the process time delay that frequency domain two condition viterbi module introduces；
Decision bits correcting module, utilizes revised decision error variable that decision bits is modified。
2. a kind of two condition Viterbi detection system according to claim 1, it is characterised in that described time domain is transformed into frequency domain module first to the time samples signal extraction phase place inputted, then difference operation obtains differential phase。
3. a kind of two condition Viterbi detection system according to claim 2, it is characterised in that described time domain is transformed into the frequency domain module time samples signal extraction phase place to input and can be realized by tan or CORDIC。
4. a kind of two condition Viterbi detection system according to claim 1, it is characterised in that the computational methods of described phase error computation module are for binary Continuous Phase Modulation CPM signal。
5. a kind of two condition witt ratio detection method according to claim 2, it is characterised in that the status attribute that two states of frequency domain two condition viterbi module are corresponding is 0 or-pi。
6. a kind of two condition witt ratio detection method according to claim 1 or 6, it is characterised in that described frequency domain two condition viterbi module output valve is 0 or-pi。
7. a two condition witt ratio detection method, it is characterised in that including:
Utilize time domain to be transformed into frequency domain module and the time domain sample point signal of input is converted to domain samples point signal；
Utilize difference judging module that domain samples point signal is carried out difference judgement, it is thus achieved that decision bits and judgment variables；
By decision bits input buffer module, to mate the process time delay that frequency domain two condition Viterbi introduces, then judgment variables and decision bits are input to phase error computation module, to calculate decision error variable；
Described decision error variable is input to frequency domain two condition viterbi module, utilize multiple decision error variable joint-detection, obtaining revised decision error variate-value, wherein, namely described revised decision error variate-value is certain trellis states could attribute of frequency domain two condition viterbi module；
Utilizing the decision bits that revised decision error variable and cache module export to enter into decision bits correcting module to be modified, bit is revised in output。
8. a kind of two condition witt ratio detection method according to claim 7, it is characterised in that: described difference judging module obtains the method for decision bits and judgment variables and includes:
Whole differential phase value corresponding for one signal are added up mutually, or Partial Differential phase value is added up mutually, it is thus achieved that judgment variables；
If judgment variables is more than 0, then decision bits is 1；Otherwise, decision bits is 0。
9. a kind of two condition witt ratio detection method according to claim 7, it is characterised in that described phase error computation module calculates decision error variable and includes:
Decision bits is mapped as-pi/2 or pi/2；
Judgment variables is mapped as the mapping value between-pi/2 to pi/2；
According to phase error computation formula err_phase=dec_sig_phase-dec_bit_phase, calculating phase error, wherein, err_phase represents phase error, dec_sig_phase represents the mapping value of judgment variables under practical situation, and dec_bit_phase represents the mapping value of decision bits。
10. a kind of two condition witt ratio detection method according to claim 7, it is characterised in that the span of described phase error is more than-pi, less than pi。
11. a kind of two condition witt ratio detection method according to claim 7 or 10, it is characterised in that described phase error computation module calculates decision error variable and also includes:
Phase error is carried out the operation of mould 2 × pi。
12. a kind of two condition witt ratio detection method according to claim 7, it is characterized in that, the method of decision bits correcting module is: if viterbi_out is equal to 0, then out_bit=dec_bit, otherwise out_bit=1-dec_bit, wherein, described viterbi_out represents the output valve of frequency domain two condition viterbi module, described out_bit represents the correction bit of output, and described dec_bit represents the decision bits after time delay。
13. a kind of two condition witt ratio detection method according to claim 7, it is characterised in that frequency domain two condition viterbi module obtains the method for error variance and includes:
Utilize grid, it is determined that particular moment all of state value, take minimum in state value one, write down the state of its correspondence；
According to the survivor path that this state is corresponding, pass through back and chase after, it is thus achieved that the status attribute that the past is corresponding sometime；
This status attribute is as the output valve of particular moment。
14. a kind of two condition witt ratio detection method according to claim 13, it is characterised in that described particular moment takes minimum state value method and is: be worth the state value of previous moment and particular moment branch road deformation values to be sued for peace particular state；Suing for peace minimum is particular moment minimum state value。
15. a kind of two condition witt ratio detection method according to claim 14, it is characterised in that described particular moment branch road deformation values is by the function of finger values is processed acquisition。
16. a kind of two condition witt ratio detection method according to claim 15, it is characterised in that described function is dull even function。
17. a kind of two condition witt ratio detection method according to claim 15, it is characterized in that, described finger values is the difference of the phase error status attribute corresponding with state of going to particular moment input and previous moment comes from reference phase corresponding to state and sues for peace with the long-pending of invariant。
18. a kind of two condition witt ratio detection method according to claim 17, it is characterised in that the span of described invariant is more than 0, less than 1。
19. a kind of two condition witt ratio detection method according to claim 17, it is characterised in that current reference phase is equal to the finger values of previous moment。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410710039.2A CN105703879B (en) | 2014-11-28 | 2014-11-28 | A kind of two condition Viterbi detection system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410710039.2A CN105703879B (en) | 2014-11-28 | 2014-11-28 | A kind of two condition Viterbi detection system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105703879A true CN105703879A (en) | 2016-06-22 |
| CN105703879B CN105703879B (en) | 2019-04-30 |
Family
ID=56230627
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410710039.2A Active CN105703879B (en) | 2014-11-28 | 2014-11-28 | A kind of two condition Viterbi detection system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105703879B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109039966A (en) * | 2018-08-01 | 2018-12-18 | 上海华虹集成电路有限责任公司 | A kind of demodulation method based on decision-feedback, the GFSK signal of low complex degree |
| CN114640562A (en) * | 2022-03-16 | 2022-06-17 | 中山大学 | CPFSK/GFSK signal noncoherent demodulation method |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101047687A (en) * | 2006-03-30 | 2007-10-03 | 恩益禧电子股份有限公司 | Receiving circuit and receiving method |
| US20070250556A1 (en) * | 2006-02-24 | 2007-10-25 | Stmicroelectronics, Inc. | Read channel operable to calibrate a coefficient of a filter, such as an FIR filter, disposed before an interpolated-timing-recovery circuit, and related integrated circuit, system, and method |
| CN101808068A (en) * | 2009-10-29 | 2010-08-18 | 清华大学 | Method and system for MSK iterative demodulation by combining LDPC code |
| CN102148681A (en) * | 2011-05-19 | 2011-08-10 | 北京邮电大学 | System and method for realizing iterative timing synchronization of continuous phase modulation signal |
-
2014
- 2014-11-28 CN CN201410710039.2A patent/CN105703879B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070250556A1 (en) * | 2006-02-24 | 2007-10-25 | Stmicroelectronics, Inc. | Read channel operable to calibrate a coefficient of a filter, such as an FIR filter, disposed before an interpolated-timing-recovery circuit, and related integrated circuit, system, and method |
| CN101047687A (en) * | 2006-03-30 | 2007-10-03 | 恩益禧电子股份有限公司 | Receiving circuit and receiving method |
| CN101808068A (en) * | 2009-10-29 | 2010-08-18 | 清华大学 | Method and system for MSK iterative demodulation by combining LDPC code |
| CN102148681A (en) * | 2011-05-19 | 2011-08-10 | 北京邮电大学 | System and method for realizing iterative timing synchronization of continuous phase modulation signal |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109039966A (en) * | 2018-08-01 | 2018-12-18 | 上海华虹集成电路有限责任公司 | A kind of demodulation method based on decision-feedback, the GFSK signal of low complex degree |
| CN109039966B (en) * | 2018-08-01 | 2021-02-12 | 上海华虹集成电路有限责任公司 | Decision feedback and low-complexity demodulation method of GFSK (Gaussian frequency Shift keying) signal |
| CN114640562A (en) * | 2022-03-16 | 2022-06-17 | 中山大学 | CPFSK/GFSK signal noncoherent demodulation method |
| CN114640562B (en) * | 2022-03-16 | 2023-05-30 | 中山大学 | Incoherent demodulation method for CPFSK/GFSK signals |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105703879B (en) | 2019-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107968757B (en) | Demodulation method and system for frequency shift keying modulation signal | |
| US8804879B1 (en) | Hypotheses generation based on multidimensional slicing | |
| EP3614637B1 (en) | Systems and methods for adjusting the sample timing of a gfsk modulated signal | |
| KR101828790B1 (en) | Frequency shift keying signal receiving method and device | |
| CN107342960B (en) | Non-data-aided frequency offset estimation method suitable for amplitude phase shift keying | |
| CN106789787B (en) | A kind of PCM/DPSK/FM modulation /demodulation module and method | |
| US8401121B1 (en) | Symbol error detection for bluetooth basic data rate packets | |
| CN113132285A (en) | Digital demodulation system and method | |
| WO2014129978A1 (en) | Digital auto frequency control for a general purpose if subsystem with multi-modulation schemes | |
| CN115550124B (en) | Signal modulation mode identification method and system | |
| CN101984613B (en) | Code rate estimation method for low-rate binary phase shift keying (BPSK) burst signal | |
| CN105703879A (en) | Two-state Viterbi detection system and method | |
| EP3841674B1 (en) | Single channel receiver and receiving method | |
| CN111492533B (en) | Phase synchronization device | |
| CN105306397A (en) | DQPSK intermediate frequency differential demodulation method | |
| CN103281276A (en) | Optimal demodulation device and demodulation method for CPM signal | |
| CN105703878B (en) | A kind of sequence detecting method and device | |
| CN102170415A (en) | Method and apparatus for phase reference tracking of digital phase modulated signals in the receiver | |
| US6785348B2 (en) | Demodulator and method for demodulating CPFSK-modulated signals using a linear approximation of the CPFSK signal | |
| CN103248596A (en) | Combined amending method and system for residual time frequency offset in OFDM (orthogonal frequency division multiplexing) system | |
| CN106302283B (en) | A kind of incoherent sequence detecting method of spaceborne ais signal of low complex degree | |
| WO1998008331A1 (en) | M-ary fsk receiver | |
| CN105703894B (en) | Frequency domain time synchronization method and device | |
| WO2017112072A1 (en) | Joint noncoherent demodulation and carrier frequency offset correction based on non-linear filtering | |
| Leonard et al. | A multi-waveform radio receiver, an example of machine learning enabled radio architecture and design |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |