CN105632956A - Method and system for evaluating surface appearance of chip after chemical mechanical polishing - Google Patents
Method and system for evaluating surface appearance of chip after chemical mechanical polishing Download PDFInfo
- Publication number
- CN105632956A CN105632956A CN201410643976.0A CN201410643976A CN105632956A CN 105632956 A CN105632956 A CN 105632956A CN 201410643976 A CN201410643976 A CN 201410643976A CN 105632956 A CN105632956 A CN 105632956A
- Authority
- CN
- China
- Prior art keywords
- chip
- process stage
- surface topography
- current process
- parameters
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 200
- 238000005498 polishing Methods 0.000 title claims abstract description 70
- 239000000126 substance Substances 0.000 title abstract description 36
- 238000012876 topography Methods 0.000 claims abstract description 119
- 239000007788 liquid Substances 0.000 claims abstract description 64
- 238000011156 evaluation Methods 0.000 claims abstract description 34
- 238000009826 distribution Methods 0.000 claims description 46
- 239000000284 extract Substances 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 abstract description 7
- 239000000463 material Substances 0.000 description 26
- 239000002184 metal Substances 0.000 description 14
- 229910052751 metal Inorganic materials 0.000 description 14
- 238000010586 diagram Methods 0.000 description 4
- 230000003628 erosive effect Effects 0.000 description 4
- 238000007517 polishing process Methods 0.000 description 4
- 239000012530 fluid Substances 0.000 description 3
- 238000000605 extraction Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000003082 abrasive agent Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 230000000994 depressogenic effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000877 morphologic effect Effects 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000011882 ultra-fine particle Substances 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Landscapes
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
本发明公开了一种化学机械抛光后芯片表面形貌评测方法及系统,属于集成电路制造技术领域。该化学机械抛光后芯片表面形貌评测方法,包括:获取芯片在上一工艺阶段的表面形貌参数和研磨液的选择比;获取当前工艺阶段的工艺参数和研磨液的选择比;将芯片的当前表面版图划分为多个连续窗格,分别提取每个窗格的版图特征参数;判断研磨液的选择比是否发生变化,如果是,则根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数;根据当前工艺阶段的表面形貌参数对芯片的表面形貌进行评测。该化学机械抛光后芯片表面形貌评测方法,能够精确地对芯片表面形貌进行评测。
The invention discloses a method and system for evaluating chip surface topography after chemical mechanical polishing, belonging to the technical field of integrated circuit manufacturing. The method for evaluating chip surface topography after chemical mechanical polishing includes: obtaining the surface topography parameters of the chip in the previous process stage and the selection ratio of the polishing solution; obtaining the process parameters of the current process stage and the selection ratio of the polishing solution; The current surface layout is divided into multiple continuous panes, and the layout characteristic parameters of each pane are extracted respectively; it is judged whether the selection ratio of the grinding liquid has changed, and if so, according to the surface topography parameters, process parameters, The layout feature parameters and the selection ratio of the polishing liquid in the current process stage are used to calculate the surface topography parameters of the chip in the current process stage; the surface topography of the chip is evaluated according to the surface topography parameters in the current process stage. The chip surface topography evaluation method after chemical mechanical polishing can accurately evaluate the chip surface topography.
Description
技术领域technical field
本发明涉及集成电路制造技术领域,特别涉及一种化学机械抛光后芯片表面形貌评测方法及系统。The invention relates to the technical field of integrated circuit manufacturing, in particular to a method and system for evaluating chip surface topography after chemical mechanical polishing.
背景技术Background technique
在集成电路(IntegratedCircuit,简称IC)的制造过程中,金属、电介质和其他材料被采用如物理气相沉积、化学气相沉积在内的各种方法施加到硅片的表面,以形成分层的金属结构。集成电路通常包括多层金属结构,每一层金属之间又用多个金属填充的通孔相连,通过金属结构能够将电路的各层之间连接起来,使得集成电路具有很高的复杂性和电路密度。因此,在集成电路制造过程中一个关键步骤在于形成金属结构。In the manufacturing process of integrated circuits (Integrated Circuit, referred to as IC), metals, dielectrics and other materials are applied to the surface of silicon wafers by various methods such as physical vapor deposition and chemical vapor deposition to form a layered metal structure. . Integrated circuits usually include a multi-layer metal structure, and each layer of metal is connected with a plurality of metal-filled vias. The metal structure can connect the layers of the circuit, making the integrated circuit very complex and circuit density. Therefore, a critical step in the fabrication of integrated circuits lies in the formation of metal structures.
由于金属层表面平整度会影响光刻中所要求的聚焦深度和互连结构的应力分布。为了获得制造多层电路所必须的平整度,通常使用化学机械抛光工艺来使得金属介质层的形貌平坦化。其中,化学机械抛光(ChemicalMechanicalPolishing,简称CMP)是借助抛光液的化学腐蚀作用以及超微粒子的研磨作用在被研磨的介质表面上形成光洁、平坦的表面,是超大规模集成电路阶段最好的材料全局平坦化方法。The flatness of the surface of the metal layer will affect the depth of focus required in lithography and the stress distribution of the interconnection structure. In order to obtain the flatness necessary for the manufacture of multilayer circuits, a chemical mechanical polishing process is usually used to planarize the morphology of the metal dielectric layer. Among them, Chemical Mechanical Polishing (CMP for short) is to form a smooth and flat surface on the surface of the ground medium by means of the chemical corrosion of the polishing liquid and the grinding of ultrafine particles. It is the best material in the VLSI stage. Flattening method.
化学机械抛光过程中,由于不同的研磨液对不同材料的去除率不同,研磨液选择比的变化使得在CMP过程中以及CMP后芯片表面并非完全平坦,而是存在拓扑起伏。为了提高芯片生产良率,降低生产成本,需要提前评测CMP工艺后芯片表面的形貌,从而评估该形貌是否会对后续光刻工艺等产生影响。During the chemical mechanical polishing process, due to the different removal rates of different abrasives for different materials, the change in the selective ratio of the abrasive liquid makes the chip surface not completely flat during and after CMP, but with topological fluctuations. In order to improve the chip production yield and reduce production costs, it is necessary to evaluate the surface morphology of the chip after the CMP process in advance, so as to evaluate whether the morphology will affect the subsequent photolithography process.
如图1所示,为现有技术中的化学机械抛光后芯片表面形貌评测方法的流程图,具体包括以下步骤:As shown in Figure 1, it is a flow chart of the chip surface topography evaluation method after chemical mechanical polishing in the prior art, which specifically includes the following steps:
步骤101:获取芯片在上一工艺阶段的表面形貌参数;Step 101: Obtain the surface topography parameters of the chip in the previous process stage;
步骤102:获取当前工艺阶段的工艺参数;Step 102: Obtain the process parameters of the current process stage;
步骤103:将芯片的当前表面版图划分为多个连续窗格,分别提取每个窗格的版图特征参数;Step 103: dividing the current surface layout of the chip into a plurality of continuous panes, and extracting the layout feature parameters of each pane respectively;
步骤104:根据上一工艺阶段的表面形貌参数、工艺参数和版图特征参数,计算芯片在当前工艺阶段的表面形貌参数;Step 104: Calculate the surface topography parameters of the chip at the current process stage according to the surface topography parameters, process parameters and layout feature parameters of the previous process stage;
步骤105:根据当前工艺阶段的表面形貌参数对芯片的表面形貌进行评测。Step 105: Evaluate the surface topography of the chip according to the surface topography parameters at the current process stage.
由于化学机械抛光工艺比较复杂,具体可以分为多个工艺阶段,在不同工艺阶段需要选择不同的研磨液进行研磨抛光,而不同的研磨液对不同材料的去除率是不相同的,这样将可能导致研磨液的选择比发生变化。上述评测方法在研磨液的选择比保持不变的情况下,能够对化学机械抛光后的芯片表面形貌进行准确评测,但是在研磨液选择比发生变化的情况下,将会导致芯片的表面形貌发生变化,从而导致无法精确地对芯片的表面形貌进行评测。Due to the complexity of the chemical mechanical polishing process, it can be divided into multiple process stages. In different process stages, different abrasive liquids need to be selected for grinding and polishing, and different abrasive liquids have different removal rates for different materials. The selectivity ratio of the grinding liquid changes. The above evaluation method can accurately evaluate the surface topography of the chip after chemical mechanical polishing when the selection ratio of the polishing liquid remains unchanged, but when the selection ratio of the polishing liquid changes, the surface topography of the chip will The appearance changes, which makes it impossible to accurately evaluate the surface topography of the chip.
发明内容Contents of the invention
本发明实施例提供了一种化学机械抛光后芯片表面形貌评测方法及系统,能够精确地对芯片表面形貌进行评测。The embodiments of the present invention provide a method and system for evaluating chip surface topography after chemical mechanical polishing, which can accurately evaluate chip surface topography.
本发明实施例提供的技术方案如下:The technical scheme that the embodiment of the present invention provides is as follows:
一方面,提供了一种化学机械抛光后芯片表面形貌评测方法,包括:On the one hand, a method for evaluating chip surface morphology after chemical mechanical polishing is provided, including:
获取芯片在上一工艺阶段的表面形貌参数和研磨液的选择比;Obtain the surface morphology parameters of the chip in the previous process stage and the selection ratio of the polishing solution;
获取当前工艺阶段的工艺参数和研磨液的选择比;Obtain the process parameters of the current process stage and the selection ratio of the grinding liquid;
将芯片的当前表面版图划分为多个连续窗格,分别提取每个所述窗格的版图特征参数;dividing the current surface layout of the chip into a plurality of continuous panes, and extracting layout characteristic parameters of each pane respectively;
判断研磨液的选择比是否发生变化,如果是,则根据所述上一工艺阶段的表面形貌参数、所述工艺参数、所述版图特征参数和所述当前工艺阶段研磨液的选择比,计算所述芯片在当前工艺阶段的表面形貌参数;Judging whether the selection ratio of the grinding liquid changes, if so, according to the surface topography parameters of the previous process stage, the process parameters, the layout characteristic parameters and the selection ratio of the grinding liquid in the current process stage, calculate The surface topography parameters of the chip at the current process stage;
根据所述当前工艺阶段的表面形貌参数对所述芯片的表面形貌进行评测。The surface topography of the chip is evaluated according to the surface topography parameters at the current process stage.
优选地,所述根据所述上一工艺阶段的表面形貌参数、所述工艺参数、所述版图特征参数和所述当前工艺阶段研磨液的选择比,计算所述芯片在当前工艺阶段的表面形貌参数,包括:Preferably, according to the surface topography parameters of the previous process stage, the process parameters, the layout feature parameters and the selection ratio of the polishing liquid in the current process stage, the surface of the chip at the current process stage is calculated. Morphological parameters, including:
根据所述上一工艺阶段的表面形貌参数、所述工艺参数、所述版图特征参数和所述当前工艺阶段研磨液的选择比,计算芯片的压力分布;Calculate the pressure distribution of the chip according to the surface topography parameters of the previous process stage, the process parameters, the layout characteristic parameters and the selection ratio of the grinding liquid in the current process stage;
根据所述压力分布计算芯片的去除率;Calculating the removal rate of the chip according to the pressure distribution;
根据所述去除率计算当前工艺阶段的表面形貌参数。According to the removal rate, the surface topography parameters of the current process stage are calculated.
优选地,所述方法还包括:判断当前工艺阶段是否到达研磨终点,如果是,则结束表面形貌评测。Preferably, the method further includes: judging whether the current process stage has reached the grinding end point, and if so, ending the surface topography evaluation.
优选地,如果当前工艺阶段未到达研磨终点,则根据所述当前工艺阶段的表面形貌参数计算芯片表面的高低区域分布情况。Preferably, if the current process stage has not reached the grinding end point, the distribution of high and low areas on the chip surface is calculated according to the surface topography parameters of the current process stage.
优选地,所述方法还包括:Preferably, the method also includes:
判断上一工艺阶段和当前工艺阶段的芯片表面的高低区域分布情况是否发生变化;Judging whether the distribution of high and low areas on the chip surface in the previous process stage and the current process stage has changed;
如果是,则将所述高低区域分布情况中的相对高区和相对低区相互进行交换。If so, exchange the relatively high area and the relatively low area in the distribution of the high and low areas.
另一方面,提供了一种化学机械抛光后芯片表面形貌评测系统,包括:On the other hand, a chip surface morphology evaluation system after chemical mechanical polishing is provided, including:
第一获取模块,用于获取芯片在上一工艺阶段的表面形貌参数和研磨液的选择比;The first acquisition module is used to acquire the surface topography parameters of the chip in the previous process stage and the selection ratio of the polishing liquid;
第二获取模块,用于获取当前工艺阶段的工艺参数和研磨液的选择比;The second acquisition module is used to acquire the process parameters of the current process stage and the selection ratio of the grinding liquid;
版图划分模块,用于将芯片的当前表面版图划分为多个连续窗格;a layout division module, configured to divide the current surface layout of the chip into a plurality of continuous panes;
特征提取模块,用于分别提取每个所述窗格的版图特征参数;A feature extraction module, configured to extract the layout feature parameters of each pane respectively;
第一判断模块,用于判断研磨液的选择比是否发生变化;The first judging module is used to judge whether the selection ratio of the grinding liquid changes;
计算模块,用于在所述第一判断模块判断选择比发生变化后,根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数;The calculation module is used to calculate the current selection ratio of the chip according to the surface topography parameters, process parameters, layout characteristic parameters and the selection ratio of the current process stage grinding liquid after the first judgment module judges that the selection ratio has changed. Surface topography parameters at the process stage;
评测模块,用于根据所述当前工艺阶段的表面形貌参数对所述芯片的表面形貌进行评测。An evaluation module, configured to evaluate the surface topography of the chip according to the surface topography parameters at the current process stage.
优选地,所述计算模块包括:Preferably, the calculation module includes:
第一计算单元,用于根据所述上一工艺阶段的表面形貌参数、所述工艺参数、所述版图特征参数和所述当前工艺阶段研磨液的选择比,计算芯片的压力分布;The first calculation unit is used to calculate the pressure distribution of the chip according to the surface topography parameters of the previous process stage, the process parameters, the layout characteristic parameters and the selection ratio of the grinding liquid in the current process stage;
第二计算单元,用于根据所述压力分布计算芯片的去除率;A second calculation unit, used to calculate the chip removal rate according to the pressure distribution;
第三计算单元,用于根据所述去除率计算当前工艺阶段的表面形貌参数。The third calculation unit is used to calculate the surface topography parameter of the current process stage according to the removal rate.
优选地,所述系统还包括:Preferably, the system also includes:
第二判断模块,用于判断当前工艺阶段是否到达研磨终点;The second judging module is used to judge whether the current process stage has reached the grinding end point;
所述评测模块,还用于在所述第二判断模块判断所述当前工艺阶段到达研磨终点后,结束表面形貌评测。The evaluation module is further configured to end the surface topography evaluation after the second judging module judges that the current process stage has reached the grinding end point.
优选地,所述计算模块,还用于在所述第二判断模块判断当前工艺阶段未到达研磨终点后,根据所述表面形貌参数计算芯片表面的高低区域分布情况。Preferably, the calculation module is further configured to calculate the distribution of high and low areas on the chip surface according to the surface topography parameters after the second judging module judges that the current process stage has not reached the grinding end point.
优选地,所述系统还包括:Preferably, the system also includes:
第三判断模块,用于判断上一工艺阶段和当前工艺阶段的芯片表面的高低区域分布情况是否发生变化;The third judging module is used to judge whether the distribution of high and low areas on the chip surface in the previous process stage and the current process stage has changed;
交换模块,用于在所述第三判断模块判断上一工艺阶段和当前工艺阶段的芯片表面的高低区域分布情况发生变化后,将所述高低区域分布情况中的相对高区和相对低区相互进行交换。The exchange module is used to exchange the relatively high area and the relatively low area in the distribution of the high and low areas after the third judging module judges that the distribution of the high and low areas on the chip surface in the previous process stage and the current process stage has changed. Make an exchange.
本发明实施例提供的化学机械抛光后芯片表面形貌评测方法及系统,在上一工艺阶段和当前工艺阶段的研磨液选择比发生变化的情况下,根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数,然后进行表面形貌评测,充分考虑研磨液选择比对芯片表面形貌的影响,能够对芯片的表面形貌进行精确评测。In the method and system for evaluating chip surface topography after chemical mechanical polishing provided in the embodiments of the present invention, when the polishing liquid selection ratio of the previous process stage and the current process stage changes, according to the surface topography parameters of the previous process stage, Process parameters, layout characteristic parameters and the selection ratio of the grinding liquid in the current process stage, calculate the surface topography parameters of the chip in the current process stage, and then perform surface topography evaluation, fully consider the influence of the polishing liquid selection ratio on the surface topography of the chip, can Accurate evaluation of chip surface topography.
附图说明Description of drawings
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明中记载的一些实施例,对于本领域普通技术人员来讲,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following will briefly introduce the accompanying drawings that need to be used in the embodiments. Obviously, the accompanying drawings in the following description are only described in the present invention. For some embodiments of the present invention, those skilled in the art can also obtain other drawings according to these drawings.
图1是现有技术中的化学机械抛光后芯片表面形貌评测方法的流程图;Fig. 1 is the flow chart of the method for evaluating chip surface topography after chemical mechanical polishing in the prior art;
图2是本发明实施例提供的一种化学机械抛光后芯片表面形貌评测方法的流程图;Fig. 2 is a flow chart of a method for evaluating chip surface topography after chemical mechanical polishing provided by an embodiment of the present invention;
图3是本发明实施例提供的第二种化学机械抛光后芯片表面形貌评测方法的流程图;Fig. 3 is a flow chart of the second method for evaluating chip surface topography after chemical mechanical polishing provided by an embodiment of the present invention;
图4是本发明实施例提供的第三种化学机械抛光后芯片表面形貌评测方法的流程图;4 is a flow chart of the third method for evaluating chip surface topography after chemical mechanical polishing provided by an embodiment of the present invention;
图5是本发明实施例提供的第四种化学机械抛光后芯片表面形貌评测方法的流程图;5 is a flow chart of the fourth method for evaluating chip surface topography after chemical mechanical polishing provided by an embodiment of the present invention;
图6是本发明实施例提供的一种化学机械抛光后芯片表面形貌评测系统的结构示意图;6 is a schematic structural diagram of a chip surface topography evaluation system after chemical mechanical polishing provided by an embodiment of the present invention;
图7是本发明实施例提供的第二种化学机械抛光后芯片表面形貌评测系统的结构示意图;Fig. 7 is a schematic structural diagram of a second chip surface topography evaluation system after chemical mechanical polishing provided by an embodiment of the present invention;
图8是本发明实施例提供的第三种化学机械抛光后芯片表面形貌评测系统的结构示意图;Fig. 8 is a schematic structural diagram of a third chip surface topography evaluation system after chemical mechanical polishing provided by an embodiment of the present invention;
图9是本发明实施例提供的第四种化学机械抛光后芯片表面形貌评测系统的结构示意图。FIG. 9 is a schematic structural diagram of a fourth chip surface topography evaluation system after chemical mechanical polishing provided by an embodiment of the present invention.
具体实施方式detailed description
为了使本技术领域的人员更好地理解本发明实施例的方案,下面结合附图和实施方式对本发明实施例作进一步的详细说明。In order to enable those skilled in the art to better understand the solutions of the embodiments of the present invention, the embodiments of the present invention will be further described in detail below in conjunction with the drawings and implementations.
本发明实施例提供一种化学机械抛光后芯片表面形貌评测方法,如图2所示,包括以下步骤:An embodiment of the present invention provides a method for evaluating chip surface morphology after chemical mechanical polishing, as shown in FIG. 2 , comprising the following steps:
步骤201:获取芯片在上一工艺阶段的表面形貌参数和研磨液的选择比。Step 201: Obtain the surface topography parameters of the chip in the previous process stage and the selection ratio of the polishing solution.
由于化学机械抛光过程实质上是通过所选取的研磨液,在一定的工艺条件下对芯片表面的材料进行研磨、去除的过程。其中,研磨液的选择比是一个关键参数,研磨液对材料A和材料B的选择比为在相同工艺条件下材料A对材料B的去除率之比。如果选择比大于1,则经过CMP工艺后芯片表面材料A是凹陷的,而材料B是凸出的;反之,如果选择比小于1,则经过CMP工艺后芯片表面材料A是凸出的,而材料B是凹陷的。在现代CMP工艺中,在不同的工艺阶段往往采用不同选择比的研磨液以达到所需的工艺目标。The chemical mechanical polishing process is essentially a process of grinding and removing the material on the surface of the chip under certain process conditions through the selected polishing liquid. Among them, the selection ratio of the grinding liquid is a key parameter, and the selection ratio of the grinding liquid to material A and material B is the ratio of the removal rate of material A to material B under the same process conditions. If the selection ratio is greater than 1, the chip surface material A is concave after the CMP process, while the material B is convex; on the contrary, if the selection ratio is less than 1, the chip surface material A is convex after the CMP process, while the material B is convex. Material B is depressed. In the modern CMP process, different polishing liquids with different selection ratios are often used in different process stages to achieve the required process goals.
步骤202:获取当前工艺阶段的工艺参数和研磨液的选择比。Step 202: Obtain the process parameters of the current process stage and the selection ratio of the grinding liquid.
CMP工艺过程较为复杂,通常分为P1、P2、P3等多个阶段,其中,上一工艺阶段的输出结果作为下一工艺阶段的输入。在每个阶段根据所需要去除的材料不同,可能采用不同的研磨垫、研磨液等消耗品,同时采用不同的压力、转速等工艺参数,以达到不同的工艺目标。The CMP process is relatively complicated, and is usually divided into multiple stages such as P1, P2, and P3, wherein the output of the previous process stage is used as the input of the next process stage. At each stage, depending on the materials to be removed, different consumables such as grinding pads and grinding liquids may be used, and different process parameters such as pressure and rotational speed may be used at the same time to achieve different process goals.
步骤203:将芯片的当前表面版图划分为多个连续窗格,分别提取每个窗格的版图特征参数。Step 203: Divide the current surface layout of the chip into a plurality of continuous panes, and extract the layout feature parameters of each pane respectively.
其中,版图特征参数是表征芯片表面版图结构的相关参数,可以包括等效线宽、等效间距和密度等,具体需要提取哪些版图特征参数,可以根据实际需要进行选择。上述步骤201、步骤202和步骤203并不限于上述执行顺序,具体的执行顺序可以根据需要任意进行调整,本发明实施例不做具体限定。Among them, the layout feature parameters are relevant parameters characterizing the chip surface layout structure, which may include equivalent line width, equivalent spacing and density, etc., which layout feature parameters need to be extracted can be selected according to actual needs. The aforementioned steps 201, 202, and 203 are not limited to the aforementioned execution order, and the specific execution order can be adjusted arbitrarily as needed, and is not specifically limited in this embodiment of the present invention.
步骤204:判断研磨液的选择比是否发生变化,如果是,则根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数。Step 204: Determine whether the selection ratio of the polishing liquid has changed, and if so, calculate the chip's current processing stage according to the surface topography parameters, process parameters, layout feature parameters and the selection ratio of the polishing liquid in the current process stage in the previous process stage. surface topography parameters.
其中,研磨液的选择比发生变化可以包括:在上一工艺阶段的研磨液的选择比大于1而本工艺阶段的研磨液的选择比小于1,以及在上一工艺阶段的研磨液的选择比小于1而本工艺阶段的研磨液的选择比大于1两种情形,也即,相邻两个工艺阶段的研磨液的选择比不是全大于1或者全小于1,则认为研磨液的选择比发生变化。Wherein, the selection ratio of the grinding liquid changes can include: the selection ratio of the grinding liquid in the previous process stage is greater than 1 and the selection ratio of the grinding liquid in this process stage is less than 1, and the selection ratio of the grinding liquid in the previous process stage is less than 1 and the selection ratio of the grinding liquid in this process stage is greater than 1, that is, the selection ratio of the grinding liquid in two adjacent process stages is not all greater than 1 or less than 1, it is considered that the selection ratio of the grinding liquid occurs Variety.
在研磨液的选择比发生变化的情况下,将会对芯片的表面形貌产生影响,因此,在计算当前工艺阶段的表面形貌参数的过程中,需要将研磨液的选择比作为输入因素加以考虑。其中,具体计算表面形貌参数的方法可以采用现有技术中的方法,本领域技术人员容易获知,此处不再赘述。When the selection ratio of the polishing liquid changes, it will have an impact on the surface morphology of the chip. Therefore, in the process of calculating the surface topography parameters of the current process stage, the selection ratio of the polishing liquid needs to be taken as an input factor. consider. Wherein, the specific method for calculating the surface topography parameter can adopt the method in the prior art, which is easily known by those skilled in the art, and will not be repeated here.
步骤205:根据当前工艺阶段的表面形貌参数对芯片的表面形貌进行评测。Step 205: Evaluate the surface topography of the chip according to the surface topography parameters at the current process stage.
经过化学机械抛光后芯片的表面形貌可以通过表面形貌参数加以表征,而经常用来描述表面形貌的特征参数包括金属碟形和介质侵蚀等。其中,金属碟形通常定义为有图形区域介质层厚度与金属厚度之差;而介质侵蚀通常定义为无图形区域介质层厚度与有图形区域介质层厚度之差。金属碟形和介质侵蚀通常与图形的线宽、间距等变量相关,表现出很大的系统性和规律性。CMP后的表面形貌起伏如金属碟形和介质侵蚀会影响后续光刻工艺的焦深,同时也会影响互连线的电阻等电特性,从而影响互连线延时,对芯片的良率和性能同时造成影响,通过表面形貌参数对表面形貌进行评测,根据实际需要在设计和工艺过程中,能够控制这一表面形貌在可接受的范围内。The surface topography of the chip after chemical mechanical polishing can be characterized by surface topography parameters, and the characteristic parameters often used to describe the surface topography include metal dishing and dielectric erosion. Among them, the metal dish is usually defined as the difference between the thickness of the dielectric layer in the patterned area and the thickness of the metal; and the dielectric erosion is usually defined as the difference between the thickness of the dielectric layer in the non-patterned area and the thickness of the dielectric layer in the patterned area. Metal dishing and dielectric erosion are usually related to variables such as line width and spacing of the pattern, showing great system and regularity. Surface topography fluctuations after CMP, such as metal discs and dielectric erosion, will affect the depth of focus of the subsequent photolithography process, and will also affect the resistance and other electrical characteristics of the interconnection lines, thereby affecting the delay of the interconnection lines and affecting the yield of the chip. The surface morphology is evaluated by the surface morphology parameters, and the surface morphology can be controlled within an acceptable range during the design and process according to actual needs.
如图3所示,为根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数的流程图,具体可以包括以下步骤:As shown in Figure 3, it is a flow chart for calculating the surface topography parameters of the chip at the current process stage according to the surface topography parameters, process parameters, layout characteristic parameters and the selection ratio of the current process stage grinding liquid in the previous process stage, specifically Can include the following steps:
步骤301:根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片的压力分布。Step 301: Calculate the pressure distribution of the chip according to the surface topography parameters, process parameters, layout feature parameters of the previous process stage and the selection ratio of the polishing liquid in the current process stage.
步骤302:根据压力分布计算芯片的去除率。Step 302: Calculate chip removal rate according to pressure distribution.
步骤303:根据去除率计算当前工艺阶段的表面形貌参数。Step 303: Calculate the surface topography parameters at the current process stage according to the removal rate.
由于压力分布情况与芯片的表面形貌、工艺条件等多种因素相关,而压力分布也会对材料的去除率产生影响,通过上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和研磨液选择比计算出压力分布后,将压力分布乘以特定系数能够计算出去除率,其中,特定系数可以通过试验数据拟合得到。由于研磨液的种类特定和去除材料特定,根据去除率,能够计算出表面形貌参数。Since the pressure distribution is related to various factors such as the surface morphology and process conditions of the chip, and the pressure distribution will also affect the material removal rate, the surface morphology parameters, process parameters, layout characteristic parameters and After the pressure distribution is calculated from the selection ratio of the grinding liquid, the removal rate can be calculated by multiplying the pressure distribution by a specific coefficient, where the specific coefficient can be obtained by fitting the experimental data. Due to the specific type of grinding fluid and the specific material to be removed, the surface topography parameters can be calculated according to the removal rate.
如图4所示,上述化学机械抛光后芯片表面形貌评测方法进一步可以包括步骤206:判断当前工艺阶段是否到达研磨终点;如果判断当前工艺阶段已经到达研磨终点,则结束表面形貌评测;如果判断当前工艺阶段未到达研磨终点,则转入步骤207:根据当前工艺阶段的表面形貌参数计算芯片表面的高低区域分布情况。As shown in Figure 4, the method for evaluating chip surface topography after chemical mechanical polishing may further include step 206: judging whether the current process stage has reached the grinding end point; if it is judged that the current process stage has reached the grinding end point, then ending the surface topography evaluation; if If it is judged that the current process stage has not reached the grinding end point, then go to step 207: calculate the distribution of high and low areas on the chip surface according to the surface topography parameters of the current process stage.
在CMP过程中可以实时对芯片的表面形貌进行评测,对于特定的工艺阶段,当到达研磨终点后,将结束表面形貌评测。其中,可以通过研磨所持续的时间、研磨厚度等判断是否到达研磨终点,具体可以根据实际所设定的标准进行相应判断。During the CMP process, the surface topography of the chip can be evaluated in real time. For a specific process stage, when the grinding end point is reached, the surface topography evaluation will end. Wherein, it can be judged whether the grinding end point has been reached based on the duration of the grinding, the grinding thickness, etc., and the specific judgment can be made according to the actual set standard.
如图5所示,在计算得到芯片表面的高低区域分布情况之后,上述化学机械抛光后芯片表面形貌评测方法还可以包括以下步骤:As shown in Figure 5, after calculating the distribution of high and low areas on the chip surface, the method for evaluating chip surface topography after chemical mechanical polishing may also include the following steps:
步骤208:判断上一工艺阶段和当前工艺阶段的芯片表面的高低区域分布情况是否发生变化。Step 208: Determine whether the distribution of high and low areas on the chip surface between the previous process stage and the current process stage has changed.
如果研磨液的选择比发生变化,则可能将使芯片表面的高低区域分布情况发生变化,对于高低起伏不平的芯片表面,高低区域分布情况可以通过相对高区和相对低区加以表征,高低区域分布情况发生变化指的是上一工艺阶段芯片表面的相对高区和相对低区,分别变更为当前工艺阶段芯片表面的相对低区和相对高区,即相对高区和相对低区发生交换。If the selection ratio of the polishing liquid changes, the distribution of the high and low areas on the chip surface may change. For the uneven surface of the chip, the distribution of the high and low areas can be characterized by relatively high areas and relatively low areas. The distribution of high and low areas The situation changes refer to the relatively high area and relatively low area of the chip surface in the previous process stage, which are changed to the relatively low area and relatively high area of the chip surface in the current process stage, that is, the exchange of the relatively high area and the relatively low area.
步骤209:如果是,则将高低区域分布情况中的相对高区和相对低区相互进行交换。Step 209: If yes, exchange the relatively high area and the relatively low area in the distribution of high and low areas.
如果经过判断发现芯片表面的高低区域分布情况发生变化,则说明通过研磨液选择比的变化,导致不同材料的去除率发生变化,进而导致从某特定时刻开始原本的相对高区经过研磨已经变为相对低区。例如:在P1阶段,材料A的去除率大于材料B的去除率,则在P1阶段后,材料A是凹陷的,而材料B是凸出的;然而,在P2阶段,材料A的去除率小于材料B的去除率,则在P2阶段的某个时间点,材料A将由凹陷转为凸出,而材料B将由凸出转为凹陷。也即,在选择比发生变化的情况下,将导致原本较高的区域和原本较低的区域之间发生交换。高低区域分布情况发生变化后,原本较高区域变为较低区域,而原本较低区域变为较高区域,相应地需要对相关参数进行调整,例如,原本较高区域的密度为ρB,较低区域的密度为ρA,而交换后较高区域的密度为ρA,较低区域的密度为ρB,其中,ρA=1-ρB。If it is found that the distribution of the high and low areas on the surface of the chip changes after judgment, it means that the removal rate of different materials changes due to the change in the selection ratio of the polishing liquid, which in turn leads to the fact that the original relatively high area has changed from a certain moment to grinding. relatively low area. For example: in stage P1, the removal rate of material A is greater than that of material B, then after stage P1, material A is concave, while material B is convex; however, in stage P2, the removal rate of material A is less than The removal rate of material B, at a certain point in the P2 stage, material A will change from concave to convex, and material B will change from convex to concave. That is, in the event of a change in the selectivity ratio, it will result in an exchange between an originally higher region and an originally lower region. After the distribution of high and low areas changes, the original high area becomes a lower area, and the original low area becomes a higher area, and the relevant parameters need to be adjusted accordingly. For example, the density of the original high area is ρ B , The density of the lower region is ρ A , while the density of the higher region after exchange is ρ A , and the density of the lower region is ρ B , where ρ A =1−ρ B .
由于交换后的高低区域分布情况能够反映芯片的真实的表面形貌,因此,将交换后的高低区域分布情况作为计算当前工艺阶段的表面形貌参数输入,从而保证评测结果的准确性。此外,通过将交换后的高低区域分布情况反馈给下一工艺阶段的输入端,从而能够保证下一工艺阶段所获得的芯片表面形貌更加接近实际情况,进而保证后续评测结果的准确性。Since the distribution of high and low areas after exchange can reflect the real surface topography of the chip, the distribution of high and low areas after exchange is used as the input for calculating the surface topography parameters of the current process stage, so as to ensure the accuracy of the evaluation results. In addition, by feeding back the distribution of high and low areas after the exchange to the input end of the next process stage, it can ensure that the chip surface topography obtained in the next process stage is closer to the actual situation, thereby ensuring the accuracy of subsequent evaluation results.
本发明实施例提供的化学机械抛光后芯片表面形貌评测方法,在上一工艺阶段和当前工艺阶段的研磨液选择比发生变化的情况下,根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数,然后进行表面形貌评测,充分考虑研磨液选择比对芯片表面形貌的影响,能够对芯片的表面形貌进行精确评测。In the method for evaluating chip surface topography after chemical mechanical polishing provided in the embodiments of the present invention, when the selection ratio of the polishing liquid in the previous process stage and the current process stage changes, according to the surface topography parameters and process parameters of the previous process stage , layout feature parameters and the selection ratio of the grinding fluid in the current process stage, calculate the surface topography parameters of the chip in the current process stage, and then conduct surface topography evaluation, fully consider the influence of the polishing fluid selection ratio on the surface topography of the chip, and be able to improve the performance of the chip. accurate evaluation of the surface morphology.
相应地,本发明实施例还提供了一种化学机械抛光后芯片表面形貌评测系统,如图6所述,该化学机械抛光后芯片表面形貌评测系统可以包括:Correspondingly, the embodiment of the present invention also provides a chip surface topography evaluation system after chemical mechanical polishing. As shown in FIG. 6, the chip surface topography evaluation system after chemical mechanical polishing may include:
第一获取模块401,用于获取芯片在上一工艺阶段的表面形貌参数和研磨液的选择比;The first acquisition module 401 is used to acquire the surface topography parameters of the chip in the previous process stage and the selection ratio of the polishing liquid;
第二获取模块402,用于获取当前工艺阶段的工艺参数和研磨液的选择比;The second obtaining module 402 is used to obtain the selection ratio of the process parameters and the grinding liquid in the current process stage;
版图划分模块403,用于将芯片的当前表面版图划分为多个连续窗格;A layout division module 403, configured to divide the current surface layout of the chip into a plurality of continuous panes;
特征提取模块404,用于分别提取每个窗格的版图特征参数;A feature extraction module 404, configured to extract layout feature parameters of each pane respectively;
第一判断模块405,用于判断研磨液的选择比是否发生变化;The first judging module 405 is used to judge whether the selection ratio of the grinding liquid changes;
计算模块406,用于在第一判断模块405判断选择比发生变化后,根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数;The calculation module 406 is used to calculate the selection ratio of the chip in the current process according to the surface topography parameters, process parameters, layout feature parameters and the current process stage polishing liquid selection ratio after the first judgment module 405 judges that the selection ratio has changed. Surface topography parameters at the process stage;
评测模块407,用于根据当前工艺阶段的表面形貌参数对芯片的表面形貌进行评测。The evaluation module 407 is configured to evaluate the surface topography of the chip according to the surface topography parameters at the current process stage.
如图7所示,计算模块406可以包括:As shown in Figure 7, the calculation module 406 may include:
第一计算单元501,用于根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片的压力分布;The first calculation unit 501 is used to calculate the pressure distribution of the chip according to the surface topography parameters, process parameters, layout characteristic parameters of the previous process stage and the selection ratio of the polishing liquid in the current process stage;
第二计算单元502,用于根据压力分布计算芯片的去除率The second calculation unit 502 is used to calculate the chip removal rate according to the pressure distribution
第三计算单元503,用于根据去除率计算当前工艺阶段的表面形貌参数。The third calculation unit 503 is used to calculate the surface topography parameters of the current process stage according to the removal rate.
如图8所示,上述化学机械抛光后芯片表面形貌评测系统进一步还可以包括:As shown in Figure 8, the chip surface morphology evaluation system after chemical mechanical polishing may further include:
第二判断模块408,用于判断当前工艺阶段是否到达研磨终点;The second judging module 408 is used to judge whether the current process stage reaches the grinding end point;
评测模块407,还用于在第二判断模块408判断当前工艺阶段到达研磨终点后,结束表面形貌评测。The evaluation module 407 is also used to end the surface topography evaluation after the second judging module 408 judges that the current process stage has reached the grinding end point.
如图9所示,上述化学机械抛光后芯片表面形貌评测系统进一步还可以包括:As shown in Figure 9, the chip surface morphology evaluation system after chemical mechanical polishing may further include:
第三判断模块409,用于判断上一工艺阶段和当前工艺阶段的芯片表面的高低区域分布情况是否发生变化;The third judging module 409 is used to judge whether the distribution of high and low areas on the chip surface in the previous process stage and the current process stage has changed;
交换模块410,用于在第三判断模块409判断上一工艺阶段和当前工艺阶段的芯片表面的高低区域分布情况发生变化后,将高低区域分布情况中的相对高区和相对低区相互进行交换。The exchange module 410 is used to exchange the relatively high area and the relatively low area in the distribution of the high and low areas after the third judging module 409 judges that the distribution of the high and low areas on the chip surface in the previous process stage and the current process stage has changed. .
本发明实施例提供的化学机械抛光后芯片表面形貌评测系统,在上一工艺阶段和当前工艺阶段的研磨液选择比发生变化的情况下,根据上一工艺阶段的表面形貌参数、工艺参数、版图特征参数和当前工艺阶段研磨液的选择比,计算芯片在当前工艺阶段的表面形貌参数,然后进行表面形貌评测,充分考虑研磨液选择比对芯片表面形貌的影响,能够对芯片的表面形貌进行精确评测。The chip surface topography evaluation system after chemical mechanical polishing provided by the embodiment of the present invention, in the case that the polishing liquid selection ratio of the previous process stage and the current process stage changes, according to the surface topography parameters and process parameters of the previous process stage , layout characteristic parameters and the selection ratio of the grinding liquid in the current process stage, calculate the surface topography parameters of the chip in the current process stage, and then conduct surface topography evaluation, fully consider the influence of the polishing liquid selection ratio on the surface topography of the chip, and be able to improve the performance of the chip. accurate evaluation of the surface morphology.
本说明书中的各个实施例均采用递进的方式描述,各个实施例之间相同相似的部分互相参见即可,每个实施例重点说明的都是与其他实施例的不同之处。尤其,对于系统实施例而言,由于其基本相似于方法实施例,所以描述得比较简单,相关之处参见方法实施例的部分说明即可。以上所描述的系统实施例仅仅是示意性的,其中所述作为分离部件说明的单元可以是或者也可以不是物理上分开的,作为单元显示的部件可以是或者也可以不是物理单元,即可以位于一个地方,或者也可以分布到多个网络单元上。可以根据实际的需要选择其中的部分或者全部模块来实现本实施例方案的目的。本领域普通技术人员在不付出创造性劳动的情况下,即可以理解并实施。Each embodiment in this specification is described in a progressive manner, the same and similar parts of each embodiment can be referred to each other, and each embodiment focuses on the differences from other embodiments. In particular, as for the system embodiment, since it is basically similar to the method embodiment, the description is relatively simple, and for related parts, please refer to part of the description of the method embodiment. The system embodiments described above are only illustrative, and the units described as separate components may or may not be physically separated, and the components shown as units may or may not be physical units, that is, they may be located in One place, or it can be distributed to multiple network elements. Part or all of the modules can be selected according to actual needs to achieve the purpose of the solution of this embodiment. It can be understood and implemented by those skilled in the art without creative effort.
以上所述仅为本发明的较佳实施例,并不用以限制本发明,凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included in the protection of the present invention. within range.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410643976.0A CN105632956B (en) | 2014-11-07 | 2014-11-07 | Method and system for evaluating surface appearance of chip after chemical mechanical polishing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410643976.0A CN105632956B (en) | 2014-11-07 | 2014-11-07 | Method and system for evaluating surface appearance of chip after chemical mechanical polishing |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105632956A true CN105632956A (en) | 2016-06-01 |
CN105632956B CN105632956B (en) | 2018-04-06 |
Family
ID=56047751
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410643976.0A Active CN105632956B (en) | 2014-11-07 | 2014-11-07 | Method and system for evaluating surface appearance of chip after chemical mechanical polishing |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105632956B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111356897A (en) * | 2020-02-24 | 2020-06-30 | 长江存储科技有限责任公司 | System and method for semiconductor chip surface topography metrology |
US11243067B2 (en) | 2020-02-24 | 2022-02-08 | Yangtze Memory Technologies Co., Ltd. | Systems and methods for semiconductor chip surface topography metrology |
US11454491B2 (en) | 2020-02-24 | 2022-09-27 | Yangtze Memory Technologies Co., Ltd. | Systems having light source with extended spectrum for semiconductor chip surface topography metrology |
US11562919B2 (en) | 2020-02-24 | 2023-01-24 | Yangtze Memory Technologies Co., Ltd. | Systems and methods for semiconductor chip surface topography metrology |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090089732A1 (en) * | 2007-09-28 | 2009-04-02 | Synopsys, Inc. | Method and apparatus for performing dummy-fill by using a set of dummy-fill cells |
CN103020384A (en) * | 2012-12-27 | 2013-04-03 | 中国科学院微电子研究所 | Aluminum gate CMP chemical reaction kinetics simulation and layout design optimization method |
CN103123922A (en) * | 2012-12-21 | 2013-05-29 | 中国科学院微电子研究所 | Method and system for determining surface morphology of aluminum metal gate chip |
CN103226627A (en) * | 2013-03-21 | 2013-07-31 | 中国科学院微电子研究所 | Method and device for simulating chip surface morphology |
CN103544331A (en) * | 2012-07-16 | 2014-01-29 | 复旦大学 | Dummy comprehensive optimization method based on CMP simulation model |
-
2014
- 2014-11-07 CN CN201410643976.0A patent/CN105632956B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090089732A1 (en) * | 2007-09-28 | 2009-04-02 | Synopsys, Inc. | Method and apparatus for performing dummy-fill by using a set of dummy-fill cells |
CN103544331A (en) * | 2012-07-16 | 2014-01-29 | 复旦大学 | Dummy comprehensive optimization method based on CMP simulation model |
CN103123922A (en) * | 2012-12-21 | 2013-05-29 | 中国科学院微电子研究所 | Method and system for determining surface morphology of aluminum metal gate chip |
CN103020384A (en) * | 2012-12-27 | 2013-04-03 | 中国科学院微电子研究所 | Aluminum gate CMP chemical reaction kinetics simulation and layout design optimization method |
CN103226627A (en) * | 2013-03-21 | 2013-07-31 | 中国科学院微电子研究所 | Method and device for simulating chip surface morphology |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111356897A (en) * | 2020-02-24 | 2020-06-30 | 长江存储科技有限责任公司 | System and method for semiconductor chip surface topography metrology |
US11243067B2 (en) | 2020-02-24 | 2022-02-08 | Yangtze Memory Technologies Co., Ltd. | Systems and methods for semiconductor chip surface topography metrology |
US11448499B2 (en) | 2020-02-24 | 2022-09-20 | Yangtze Memory Technologies Co., Ltd. | Systems and methods for semiconductor chip surface topography metrology |
US11454491B2 (en) | 2020-02-24 | 2022-09-27 | Yangtze Memory Technologies Co., Ltd. | Systems having light source with extended spectrum for semiconductor chip surface topography metrology |
US11562919B2 (en) | 2020-02-24 | 2023-01-24 | Yangtze Memory Technologies Co., Ltd. | Systems and methods for semiconductor chip surface topography metrology |
US11796307B2 (en) | 2020-02-24 | 2023-10-24 | Yangtze Memory Technologies Co., Ltd. | Systems and methods for semiconductor chip surface topography metrology |
Also Published As
Publication number | Publication date |
---|---|
CN105632956B (en) | 2018-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104077460B (en) | Chemical mechanical polishing method and chip layout equivalent characteristic parameter extraction method | |
CN102130043B (en) | Method for filling redundant metal | |
CN105632956B (en) | Method and system for evaluating surface appearance of chip after chemical mechanical polishing | |
CN102543853B (en) | redundant metal filling method and integrated circuit layout structure | |
US20030229410A1 (en) | Integrated circuit metrology | |
CN102117348A (en) | A preprocessing method for layout density homogenization by redundant metal filling | |
CN103559368B (en) | Chemical mechanical polishing simulation method and removal rate calculation method thereof | |
TW200403779A (en) | Method for evaluating interconnect structure layout and the metal sheet resistance | |
CN106997401B (en) | Method for extracting chip layout features, CMP simulation method and system | |
CN102024083B (en) | Method for extracting capacitance of interconnection structure containing redundant metal | |
CN102521468A (en) | Method and device for extracting parasitic parameters of interconnection line | |
CN102522354B (en) | Method and device for extracting square resistance of interconnection line | |
CN103366071B (en) | Chemical mechanical polishing simulation method | |
CN107195561A (en) | Chemical mechanical polishing defect detection method | |
CN102200686A (en) | Mask layout and method for monitoring process window for chemical mechanical polishing by using the same | |
CN105563299B (en) | The chemical and mechanical grinding method of metal | |
CN108875107A (en) | Planarization simulation method and system for shallow channel isolation of FinFET device | |
Ghulghazaryan et al. | FEOL CMP modeling: Progress and challenges | |
CN103116663B (en) | Method for filling redundant metal and method for establishing redundant metal filling mode lookup table | |
CN102117802A (en) | Integrated circuit layout structure modeled by chemical mechanical polishing process | |
CN103208455B (en) | The restorative procedure of metal hardmask structure | |
JP2003224098A (en) | Design method of wiring, program and recording medium which records the program | |
CN105583718B (en) | Chemical mechanical polishing method | |
CN103605844B (en) | CMP pressure distribution calculation method and grinding removal rate acquisition method | |
Ma et al. | Study of optimal dummy fill modes in chemical–mechanical polishing process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |