CN105374793A - Semiconductor package structure adopting bridge structure and production method of semiconductor package structure - Google Patents
Semiconductor package structure adopting bridge structure and production method of semiconductor package structure Download PDFInfo
- Publication number
- CN105374793A CN105374793A CN201510991083.XA CN201510991083A CN105374793A CN 105374793 A CN105374793 A CN 105374793A CN 201510991083 A CN201510991083 A CN 201510991083A CN 105374793 A CN105374793 A CN 105374793A
- Authority
- CN
- China
- Prior art keywords
- chip
- semiconductor
- layer
- electrically connected
- wired connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/43—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Abstract
The invention provides a semiconductor package structure adopting a bridge structure and a production method of the semiconductor package structure. The semiconductor package structure comprises a substrate, a first semiconductor connecting piece electrically connected with the substrate, at least one second semiconductor connecting piece electrically connected with the substrate and arranged beside the first semiconductor connecting piece at an interval as well as a first chip, wherein the first chip is bridged with the first semiconductor connecting piece and the at least one second semiconductor connecting piece, so that the first semiconductor connecting piece is electrically connected with the at least one second semiconductor connecting piece through an active circuit layer of the first chip. The semiconductor package structure adopts two adjacent semiconductor connecting pieces to replace a single interposer reinforcing structure, warpage is avoided, and electrical properties can be improved.
Description
The application is the applying date is on May 8th, 2013, and application number is " 201310166686.7 ", and denomination of invention is the divisional application of the application of " semiconductor packaging structure of tool bridging structure and manufacture method thereof ".
Technical field
The present invention relates to a kind of semiconductor packaging structure, relate to a kind of semiconductor packaging structure and manufacture method thereof of tool bridging structure especially.
Background technology
Semiconductor packaging industry develops the packaging structure of various different types, such as, be integrated in single encapsulation module by multiple chip.When for multiple chip (such as logic chip is with storage chip) integration is arranged on a base plate for packaging, one intermediary layer (interposer) must be first set usually on described substrate, then more described chip is arranged on described intermediary layer, carry out circuit layout again by intermediary layer upper and lower surface, complete the electric connection between chip and substrate.
But, existing semiconductor packaging structure is all jointly be configured on single intermediary layer by several chip usually, when main chip (such as logic chip) is arranged on described intermediary layer in advance, intermediary layer can because the relation that main chip is arranged be subject to effect of stress and produces warping phenomenon at side, make the surface presentation on-plane surface of intermediary layer, thus, follow-up when other chips (such as storage chip) is set, the chip of follow-up setting will be caused to be incorporated into declining in conjunction with yield on intermediary layer because intermediary layer surface warp spends large relation.
Moreover, if multiple chip is configured at individually on multiple intermediary layer, to reach reduce angularity or reduce costs structure time, be configured at chip on a wherein intermediary layer and usually must wear silicon through hole first by described intermediary layer, again by the layout circuit of the substrate under described intermediary layer, last wear silicon through hole from substrate again by an another intermediary layer again, roundabout for signal passing to could be arranged at other chips on described another intermediary layer.Because the line density of substrate is lower, not only relatively limited the electric characteristics of semiconductor packaging structure by the substrate signal bang path carried out between chip because of long, also can take substrate can for the limited areal of configuration circuit simultaneously.
Therefore, be necessary semiconductor packaging structure and manufacture method thereof that a kind of tool bridging structure is provided, to solve the problem existing for prior art.
Summary of the invention
Main purpose of the present invention is the semiconductor packaging structure providing a kind of tool bridging structure, and it uses two adjacent semiconductor connectors to replace single intermediary layer can reinforced structure, avoids warpage, also can promote electric characteristics.
For reaching aforementioned object, one embodiment of the invention provides a kind of semiconductor packaging structure of tool bridging structure, and described semiconductor packaging structure comprises a substrate; One first semiconductor connector has multiple first and wears silicon through hole, is electrically connected described substrate; At least one second semiconductor connector has multiple second and wears silicon through hole, is electrically connected described substrate and interval is located at by described first semiconductor connector; And one first chip, the first semiconductor connector described in bridge joint and the second semiconductor connector, make described first semiconductor connector be electrically connected described second semiconductor connector by an active circuit layer of described first chip.
Moreover another embodiment of the present invention provides a kind of manufacture method of semiconductor packaging structure of tool bridging structure, and it comprises step: interval arranges at least one first semiconductor connector and at least one second semiconductor connector on a substrate; One first chip is set, the a part of connection pad of described first chip is electrically connected on described first semiconductor connector and another part connection pad is electrically connected described second semiconductor connector, makes described first semiconductor connector be electrically connected described second semiconductor connector by an active circuit layer of described first chip; And one second chip is set on described second semiconductor connector, make an active circuit layer of described second chip be electrically connected the active circuit layer of described first chip by described second semiconductor connector, and then be electrically connected described first semiconductor connector by the active circuit layer of described first chip.
The semiconductor packaging structure of tool bridging structure of the present invention replaces the single silicon intermediary layer of tradition by the semiconductor connector that at least two intervals are adjacent, the warpage issues of packaging structure can be reduced, described semiconductor connector can coordinate the active circuit of chip to connect up, reach the line density of signal transmission higher between chip, therefore contribute to the electric characteristics promoting semiconductor packaging structure.
Accompanying drawing explanation
Fig. 1 is the structural representation of the semiconductor packaging structure of the tool bridging structure of one embodiment of the invention.
Fig. 2 is the structural representation of the semiconductor packaging structure of the tool bridging structure of another embodiment of the present invention.
Fig. 3 is the structural representation of the semiconductor packaging structure of the tool bridging structure of further embodiment of this invention.
Fig. 4 is the structural representation of the semiconductor packaging structure of the tool bridging structure of further embodiment of this invention.
Fig. 5 is the structural representation of the semiconductor packaging structure of the tool bridging structure of further embodiment of this invention.
Fig. 6 A ~ 6C is the manufacturing process schematic diagram of the semiconductor packaging structure of the tool bridging structure of one embodiment of the invention.
Fig. 6 AA is the close-up schematic view of the semiconductor packaging structure of the tool bridging structure of Fig. 6 A mono-embodiment.
Fig. 7 is the schematic top plan view of the semiconductor packaging structure of the tool bridging structure of one embodiment of the invention.
Fig. 8 is the schematic top plan view of the semiconductor packaging structure of the tool bridging structure of another embodiment of the present invention.
Embodiment
For allowing above-mentioned purpose of the present invention, feature and advantage become apparent, present pre-ferred embodiments cited below particularly, and coordinate accompanying drawing, be described in detail below.Moreover, the direction term that the present invention mentions, such as " on ", D score, "front", "rear", "left", "right", " interior ", " outward ", " side " etc., be only the direction with reference to annexed drawings.Therefore, the direction term of use is in order to illustrate and to understand the present invention, and is not used to limit the present invention.
Please refer to shown in Fig. 1, Fig. 1 is the structural representation of the semiconductor packaging structure of the tool bridging structure of one embodiment of the invention.The semiconductor packaging structure of disclosed tool bridging structure comprises substrate 1, a 1 first semiconductor connector 2, at least one second semiconductor connector 3 and one first chip 4.
Described substrate 1 can be a base plate for packaging, replaces stacking forming by insulating barrier and circuit layer.Described substrate 1 has to reroute on one layer 10 and layer 11 lower surface formed thereon respectively that reroutes once.Described substrate 1 time layer 11 that reroutes can arrange tin ball 12.
Described first semiconductor connector 2 be electrically connected described substrate 1 on to reroute layer 10, in the present embodiment, described first semiconductor connector 2 is the silicon intermediary layers cut out from a wafer, it has to reroute on one layer 20 and layer 21 lower surface formed thereon respectively that reroutes once, and have multiple first wear silicon through hole 22 be shaped and be connected to described first semiconductor connector 2 on reroute layer 20 and described first semiconductor connector reroute between layer 21 for 2 times.The described first semiconductor connector layer 21 that reroutes for 2 times connects multiple first electric-conductor 100a and is electrically connected described substrate 1.Described first electric-conductor 100a can be metal coupling or projection, and Li is as Tin projection, copper projection etc.
Described second semiconductor connector 3 is electrically connected described substrate 1 and described first semiconductor connector 2 side is located at interval.In the present embodiment, described second semiconductor connector 3 is the silicon intermediary layer cut out from a wafer equally, but also can from another different wafer.Described second semiconductor connector 3 has to reroute on one layer 30 and layer 31 lower surface formed thereon respectively that reroutes equally once, and have multiple second wear silicon through hole 32 be shaped and be connected to described second semiconductor connector 3 on reroute layer 30 and described second semiconductor connector reroute between layer 31 for 3 times.The described second semiconductor connector layer 31 that reroutes for 3 times connects multiple second electric-conductor 100b and is electrically connected described substrate 1.Described second electric-conductor 100b can be metal coupling or projection, and Li is as Tin projection, copper projection etc.
Described first chip 4 can be the more logic chip of an output/input terminal, and it has an active circuit layer 40 down.First semiconductor connector 2 and the second semiconductor connector 3 described in described first chip 4 bridge joint, that is the active circuit layer 40 of described first chip 4 be electrically connected simultaneously described first semiconductor connector 2 on to reroute layer 30 that layer 20 and described second semiconductor connector 3 reroute.That is, the active circuit layer 40 of described first chip 4 reroute on the described first semiconductor connector 2 of correspondence layer 20 and described second semiconductor connector 3 on the reroute position of layer 30 there is conducting circuit.The active circuit layer 40 of the first chip 4 described in the present embodiment is by several electric-conductor 101, such as conductive projection or projection, be electrically connected described first semiconductor connector 2 on to reroute layer 30 that layer 20 and described second semiconductor connector 3 reroute.
Moreover the semiconductor packaging structure of the tool bridging structure of Fig. 1 embodiment also comprises at least one second chip 5 further.Described second chip 5 can be the storage chip that an output/input terminal is less than described first chip 4, it is arranged on described second semiconductor connector 3 and is electrically connected described first chip 4 by described second semiconductor connector 3, and then is electrically connected described first semiconductor connector 2 by the active circuit layer 40 of described first chip 4.In more detail, described second chip 5 has an active circuit layer 50, its active circuit layer 50 is by several electric-conductor 101, such as conductive projection or projection, the described second semiconductor connector 3 of direct electric connection reroutes layer 30, the active circuit layer 40 of described first chip 4 is electrically connected again, as electrically conducting shown in path P 1 in Fig. 1 indirectly by layer 30 that described second semiconductor connector 3 reroutes.Therefore, when replacing the intermediary layer of single size as stated in the Background Art with the first semiconductor connector 2 of the present invention and the second semiconductor connector 3, its the first semiconductor connector 2 and the respective size of the second semiconductor connector 3 are all little compared with the intermediary layer of single size originally, its respective amount of warpage is also relatively less, therefore carrying described first chip 4 can provide preferably structural strength jointly above for described first semiconductor connector 2 and the second semiconductor connector 3, reduces warpage situation and occurs.
Moreover, the signal transmission that the semiconductor packaging structure of tool bridging structure of the present invention can be undertaken between the first chip 4 and the second chip 5 by layer 30 that described second semiconductor connector 3 reroutes, and do not need by the lower substrate 1 of below configuration density, therefore transmit road Trail and preferably electrical transmission characteristic by having a short signal of You More.
Please refer to Fig. 2, the structural representation of the semiconductor packaging structure of the tool bridging structure of another embodiment of the present invention, Fig. 2 embodiment and Fig. 1 embodiment difference are, the active circuit layer 50 of described second chip 5 is electrically connected the active circuit layer 40 of described first chip 4 by the described second semiconductor connector layer 31 that reroutes for 3 times.In more detail, as electrically conducted shown in path P 2 in Fig. 2, the active circuit layer 50 of described second chip 5 is first by several electric-conductor 101, such as conductive projection or projection, be electrically connected described second semiconductor connector 3 second wears silicon through hole 32, wear silicon through hole 32 by described second again and be connected to described second semiconductor connector 3 times layers 31 that reroute, pass through active circuit layer 40 position of corresponding described first chip 4 afterwards again second wears silicon through hole 32, is electrically connected to the active circuit layer 40 of described first chip 4.
Please refer to Fig. 3, described second semiconductor connector 3 also can be one the 3rd chip, and has an active circuit layer 33 further.When described active circuit layer 33 upward time, namely layer 30 that described second semiconductor connector 3 reroutes is form on described active circuit layer 33, described active circuit layer 33 is worn silicon through hole 32 by described second and is electrically connected to described second semiconductor connector 3 times layers 31 that reroute, therefore, electrically conduct shown in path P 3 as Fig. 3, the active circuit layer 50 of described second chip 5 is by several electric-conductor 101, such as conductive projection or projection, be electrically connected described second semiconductor connector 3 on to reroute layer 30, the active circuit layer 33 of described second semiconductor connector 3 is connected again by the layer 30 that above reroutes, and then the active circuit layer 40 of described first chip 4 is electrically connected to by the circuit correspondence of active circuit layer 33.
Please refer to Fig. 4, when described second semiconductor connector 3 described active circuit layer 33 down time, namely the described second semiconductor connector layer 31 that reroutes for 3 times is the surface forming in described active circuit layer 33.Electrically conduct shown in path P 4 as Fig. 4, the active circuit layer 50 of described second chip 5 is by several electric-conductor 101, such as conductive projection or projection, be electrically connected described second semiconductor connector 3 on the layer 30 and second that reroutes wear silicon through hole 32, connect the active circuit layer 33 of described second semiconductor connector 3 again, and then wear silicon through hole 32 by second of active circuit layer 40 position of corresponding described first chip 4, be electrically connected to the active circuit layer 40 of described first chip 4.
Please refer to Fig. 5, described second semiconductor connector 3 reroutes layer 30 with under reroute the line layer number of layer 31 alternative identical or be different from described first semiconductor connector 2 on reroute layer 20 with under to reroute the line layer number of layer 21.Described second semiconductor connector 3 such as, reroute layer 30 with under the layer 31 that reroutes respectively be made up of 3 sandwich circuit layers; Described first semiconductor connector 2 reroutes layer 20 with under 21, the layer that reroutes be made up of 1 sandwich circuit layer and 2 sandwich circuit layers respectively.In addition, described in adjacent two, second of the second semiconductor connector 3 to wear spacing d2 between silicon through hole 32 alternative identical or be different from first of the first semiconductor connector 2 described in adjacent two and wear spacing d1 between silicon through hole 22.Moreover it is identical with selecting property of selectable width or be different from length and the width that first of described first semiconductor connector 2 wears silicon through hole 22 that second of described second semiconductor connector 3 wears the length of silicon through hole 32.Therefore, semiconductor connector of the present invention can have the rerouting line layer of different number, different spacing wear silicon through hole and different size wear silicon through hole, the demand of visual different product and have the advantage on cost.
The manufacture method of the semiconductor packaging structure of tool bridging structure for the present invention is please further refer to shown in Fig. 6 A ~ 6C, and Fig. 6 A ~ 6C is the manufacturing process schematic diagram of the semiconductor packaging structure of the tool bridging structure of one embodiment of the invention.The manufacture process of the semiconductor packaging structure of tool bridging structure of the present invention comprises:
First, as shown in Figure 6A, interval arranges at least one first semiconductor connector 2 with at least one second semiconductor connector 3 on a substrate 1, wherein said first semiconductor connector 2 and the second semiconductor connector 3 respectively by several first electric-conductor 100a and several second electric-conductor 100b (Li as Tin projection, copper projection) be connected to as described in the connection pad 103 of substrate 1, and visible product demand determines whether use the coated described electric-conductor 100 of primer 102 and the gap filled up between electric-conductor 100.Described first semiconductor connector 2 from same wafer or respectively from different wafer, and can be arranged on described substrate 1 by thermocompression process or by controlled collapsible chip connec-tion from the second semiconductor connector 3.
It is worth mentioning that, as shown in Fig. 6 AA, because described first semiconductor connector 2 may because having the first different thickness t1 with the second thickness t2 respectively from the second semiconductor connector 3 from different wafer, therefore when described first semiconductor connector 2 and the second semiconductor connector 3 are arranged on described substrate 1 by thermocompression process, the strength size being pressed on described first electric-conductor 100a and described second electric-conductor 100b can be controlled respectively by thermocompression process, the described first electric-conductor 100a of the described first semiconductor connector 2 of connection and the described second electric-conductor 100b connecting the second semiconductor connector 3 is made to have the first different height h1 and second height h2 respectively, and then make the summation of first of the first thickness t1 of described first semiconductor connector 2 and described first electric-conductor 100a the height h1 equal the summation of the second thickness t2 of described second semiconductor connector 3 and the second height h2 of described second electric-conductor 100b, finally described first semiconductor connector 2 can be made identical with the height that the second semiconductor connector 3 is incorporated on substrate 1, or, when described first semiconductor connector 2 and the second semiconductor connector 3 be arranged at by controlled collapsible chip connec-tion on described substrate 1 time, shape or the area of the connection pad 103 of described substrate 1 can be controlled, the corresponding connection pad 103 connecting described first semiconductor connector 2 is made to have different shapes or area from the corresponding connection pad 103 connecting the second semiconductor connector 3, make described first electric-conductor 100a and described second electric-conductor 100b because of the connection pad of difformity or area, different height can be had after reflow, and then described first semiconductor connector 2 and the second semiconductor connector 3 making script thickness different, by connecting the described first electric-conductor 100a of differing heights and described second electric-conductor 100b, and there is identical height after being incorporated on substrate 1, in addition, also can utilize and place the volume that solder controls described first electric-conductor 100a and described second electric-conductor 100b in advance, described first electric-conductor 100a is made to have different volumes from described second electric-conductor 100b, different height can be had after reflow, and then described first semiconductor connector 2 and the second semiconductor connector 3 making script thickness different, by connecting the described first electric-conductor 100a of differing heights and described second electric-conductor 100b, and there is after being incorporated on substrate 1 identical height, moreover, also can utilize plating described first electric-conductor 100a and described second electric-conductor 100b when the connection pad 103 of described substrate 1, the photoresistance be covered on the connection pad 103 of described substrate 1 is made to have the opening of different size, and then make described several electric-conductor 100 because having different volumes, different height can be had after reflow, the described first semiconductor connector 2 that thickness is different is originally allowed to pass through to be connected the described first electric-conductor 100a of differing heights and described second electric-conductor 100b with the second semiconductor connector 3, and after being incorporated on substrate 1, there is identical height.
Then, as shown in Figure 6B, one first chip 4 is set on described first semiconductor connector 2 and the second semiconductor connector 3, make a part of connection pad (not illustrating) of described first chip 4 by several electric-conductor 101 (Li as Tin projection, copper projection) be electrically connected as described on the first semiconductor connector 2, and another part connection pad is electrically connected described second semiconductor connector 3 by several electric-conductor 101, and visible product demand determines whether use the coated described electric-conductor 101 of primer 102 and the gap filled up between electric-conductor 101; One active circuit layer 40 of wherein said first chip 4 connect described first semiconductor connector 2 on reroute layer 20 and described second semiconductor connector 3 on reroute layer 30 time there is corresponding conducting circuit, make described first semiconductor connector 2 be electrically connected described second semiconductor connector 3 by the active circuit layer 40 of described first chip 4.
Then, as shown in Figure 6 C, one second chip 5 is set on described second semiconductor connector 3, an active circuit layer 50 of described second chip 5 is made to be electrically connected the active circuit layer 40 of described first chip 4 by described second semiconductor connector 3, and then be electrically connected described first semiconductor connector 2 by the active circuit layer 40 of described first chip 4, the active circuit layer 50 of wherein said second chip 5 passes through several electric-conductor 101 (Li equally as Tin projection, copper projection) be electrically connected described second semiconductor connector 3 on reroute on layer 30, and visible product demand determines whether use the coated described electric-conductor 101 of primer 102 and the gap filled up between electric-conductor 101.So, the manufacture of the semiconductor packaging structure of tool bridging structure of the present invention can roughly be completed.
The present invention do not limit combination between above-mentioned first semiconductor connector 2, second semiconductor connector 3, first chip 4 and the second chip 5 with in conjunction with number, as long as have at least a chip to be stacked on adjacent semiconductor connector and form bridging structure simultaneously.Such as shown in Fig. 7, described semiconductor packaging structure can comprise one first chip 4 and be arranged at the first semiconductor connector 2 and described second semiconductor connector 3 simultaneously, also comprises two the second chips 5 and is arranged at described second semiconductor connector 3 simultaneously; Or as shown in Figure 8, described semiconductor packaging structure can comprise the both sides that one first semiconductor connector 2 and two the second semiconductor connectors 3 are located at described first semiconductor connector 2 respectively, described first chip 4, across being arranged at described first semiconductor connector 2 with on described two second semiconductor connectors 3 of both sides, the second semiconductor connector 3 described in each is then provided with separately two the second chips 5.
In sum, there is warpage issues and the signal bang path of adjacent chips is long compared to the existing semiconductor packaging structure by the stacking multiple chips of silicon intermediary layer, semiconductor packaging structure of the present invention replaces the single silicon intermediary layer of tradition by the semiconductor connector that at least two intervals are adjacent, allow at least one chip be stacked on adjacent semiconductor connector simultaneously, to form bridging structure, can overall construction intensity be increased, reduce warpage situation and occur; Moreover, the active circuit layout of the rerouting circuit cooperation chip of described semiconductor connector carries out the signal transmission between chip, and do not pass through the lower substrate of below configuration density, can reach the line density that higher signal transmits, therefore the present invention also contributes to the electrical transmission characteristic promoting semiconductor packaging structure.
The present invention is described by above-mentioned related embodiment, but above-described embodiment is only enforcement example of the present invention.Must it is noted that published embodiment limit the scope of the invention.On the contrary, be contained in the spirit of claims and the amendment of scope and impartial setting to be included in scope of the present invention.
Claims (10)
1. a semiconductor packaging structure for tool bridging structure, is characterized in that: it comprises:
One substrate;
One first line connector, is arranged on described surface and is electrically connected described substrate;
One second wired connection, is arranged on described surface and is electrically connected described substrate, and wherein said second wired connection system interval is located at by described first line connector;
One first chip, first line connector described in bridge joint and the second wired connection, make described first line connector be electrically connected described second wired connection by an active circuit layer of described first chip; And
One second chip, is arranged at described second wired connection, makes described first chip be electrically connected described second chip by described second wired connection.
2. the semiconductor packaging structure of tool bridging structure as claimed in claim 1, is characterized in that: described first line connector system is cut by a wafer and goes out.
3. the semiconductor packaging structure of tool bridging structure as claimed in claim 1, is characterized in that: described first line connector has one first thickness; The second described wired connection has one second thickness, and the first wherein said thickness is different from the second described thickness.
4. the semiconductor packaging structure of tool bridging structure as claimed in claim 1, is characterized in that: one first layer that reroutes is arranged on described first line connector, and one second layer that reroutes is arranged on the second wired connection.
5. the semiconductor packaging structure of tool bridging structure as claimed in claim 4, is characterized in that: the described first line layer number rerouting layer is different from the described second line layer number rerouting layer.
6. the semiconductor packaging structure of tool bridging structure as claimed in claim 1, is characterized in that: a primer is arranged between described first chip and first reroutes.
7. the semiconductor packaging structure of tool bridging structure as claimed in claim 1, it is characterized in that: described first chip is logic chip, described second chip is storage chip.
8. a manufacture method for the semiconductor packaging structure of tool bridging structure, is characterized in that: it comprises step: interval arranges a first line connector and one second wired connection in a surface;
One first chip is set, a part of connection pad of described first chip is electrically connected on described first line connector and another part connection pad is electrically connected described second wired connection, makes described first line connector be electrically connected described second wired connection by an active circuit layer of described first chip; And
One second chip is set on described second wired connection, make an active circuit layer of described second chip be electrically connected the active circuit layer of described first chip by described second wired connection, and then be electrically connected described first line connector by the active circuit layer of described first chip.
9. the manufacture method of the semiconductor packaging structure of tool bridging structure as claimed in claim 8, it is characterized in that: cut out described first line connector by one first wafer, described second wired connection is cut out by one second wafer, wherein, described first wafer is same or different from described second wafer.
10. the manufacture method of the semiconductor packaging structure of tool bridging structure as claimed in claim 8, is characterized in that: described first line connector is arranged on described substrate by thermocompression process or controlled collapsible chip connec-tion.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310166686.7A CN103258806B (en) | 2013-05-08 | 2013-05-08 | The semiconductor packaging structure of tool bridging structure and manufacture method thereof |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310166686.7A Division CN103258806B (en) | 2013-05-08 | 2013-05-08 | The semiconductor packaging structure of tool bridging structure and manufacture method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105374793A true CN105374793A (en) | 2016-03-02 |
Family
ID=48962626
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510991083.XA Pending CN105374793A (en) | 2013-05-08 | 2013-05-08 | Semiconductor package structure adopting bridge structure and production method of semiconductor package structure |
| CN201310166686.7A Active CN103258806B (en) | 2013-05-08 | 2013-05-08 | The semiconductor packaging structure of tool bridging structure and manufacture method thereof |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310166686.7A Active CN103258806B (en) | 2013-05-08 | 2013-05-08 | The semiconductor packaging structure of tool bridging structure and manufacture method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (2) | CN105374793A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110010487A (en) * | 2018-10-10 | 2019-07-12 | 浙江集迈科微电子有限公司 | A kind of radio frequency chip system in package technique of vertical welding |
| WO2020232610A1 (en) * | 2019-05-20 | 2020-11-26 | 华为技术有限公司 | Chip packaging structure and chip packaging method |
| CN113130464A (en) * | 2019-12-31 | 2021-07-16 | 力成科技股份有限公司 | Package structure and method for manufacturing the same |
| CN113540016A (en) * | 2021-05-28 | 2021-10-22 | 日月光半导体制造股份有限公司 | Semiconductor packaging structure and forming method thereof |
| US11830798B2 (en) | 2021-03-22 | 2023-11-28 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
| WO2024120410A1 (en) * | 2022-12-06 | 2024-06-13 | Tongfu Microelectronics Co., Ltd. | Chip packaging method and chip packaging structure |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5846185B2 (en) | 2013-11-21 | 2016-01-20 | 大日本印刷株式会社 | Through electrode substrate and semiconductor device using the through electrode substrate |
| US9385110B2 (en) | 2014-06-18 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
| US10074630B2 (en) | 2015-04-14 | 2018-09-11 | Amkor Technology, Inc. | Semiconductor package with high routing density patch |
| IT201600084419A1 (en) * | 2016-08-10 | 2018-02-10 | St Microelectronics Srl | PROCEDURE FOR MAKING SEMICONDUCTOR, EQUIPMENT AND CORRESPONDENT CIRCUIT DEVICES |
| US10971453B2 (en) * | 2016-09-30 | 2021-04-06 | Intel Corporation | Semiconductor packaging with high density interconnects |
| WO2020147084A1 (en) * | 2019-01-17 | 2020-07-23 | 华为技术有限公司 | Chip packaging structure and electronic device |
| US11107791B2 (en) | 2019-03-14 | 2021-08-31 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and method for manufacturing the same |
| TWI791881B (en) * | 2019-08-16 | 2023-02-11 | 矽品精密工業股份有限公司 | Electronic package, assemble substrate and fabrication method thereof |
| CN112366193B (en) * | 2020-11-02 | 2021-09-17 | 上海燧原智能科技有限公司 | Bridging chip and semiconductor packaging structure |
| CN113066732B (en) * | 2021-03-15 | 2024-04-09 | 浙江毫微米科技有限公司 | Method for forming integrated circuit structure |
| CN113327911B (en) * | 2021-04-23 | 2022-11-25 | 浙江毫微米科技有限公司 | Redistribution layer structure and preparation method thereof, packaging structure and preparation method thereof |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1388584A (en) * | 2001-05-25 | 2003-01-01 | 日本电气株式会社 | Semiconductor device |
| US20040160752A1 (en) * | 2003-02-18 | 2004-08-19 | Matsushita Electric Industrial Co. | Electronic component built-in module and method of manufacturing the same |
| CN101069459A (en) * | 2005-11-07 | 2007-11-07 | 松下电器产业株式会社 | Multilayer printed wiring board and process for producing the same |
| CN101112140A (en) * | 2005-10-20 | 2008-01-23 | 松下电器产业株式会社 | Multilayer printed wiring board and its manufacturing method |
| US20090267238A1 (en) * | 2008-04-28 | 2009-10-29 | Douglas James Joseph | Bridges for interconnecting interposers in multi-chip integrated circuits |
| TW201232735A (en) * | 2011-01-27 | 2012-08-01 | Unimicron Technology Corp | Package stack device and method of forming same |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7754507B2 (en) * | 2005-06-09 | 2010-07-13 | Philips Lumileds Lighting Company, Llc | Method of removing the growth substrate of a semiconductor light emitting device |
| CN101355070A (en) * | 2007-07-24 | 2009-01-28 | 力成科技股份有限公司 | Stackable semiconductor encapsulation construct for multi-cylinder body |
| US9064781B2 (en) * | 2011-03-03 | 2015-06-23 | Broadcom Corporation | Package 3D interconnection and method of making same |
| US8841765B2 (en) * | 2011-04-22 | 2014-09-23 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
| CN102915995B (en) * | 2012-11-02 | 2015-12-16 | 日月光半导体制造股份有限公司 | Semiconductor package part, substrate and manufacture method thereof |
-
2013
- 2013-05-08 CN CN201510991083.XA patent/CN105374793A/en active Pending
- 2013-05-08 CN CN201310166686.7A patent/CN103258806B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1388584A (en) * | 2001-05-25 | 2003-01-01 | 日本电气株式会社 | Semiconductor device |
| US20040160752A1 (en) * | 2003-02-18 | 2004-08-19 | Matsushita Electric Industrial Co. | Electronic component built-in module and method of manufacturing the same |
| CN101112140A (en) * | 2005-10-20 | 2008-01-23 | 松下电器产业株式会社 | Multilayer printed wiring board and its manufacturing method |
| CN101069459A (en) * | 2005-11-07 | 2007-11-07 | 松下电器产业株式会社 | Multilayer printed wiring board and process for producing the same |
| US20090267238A1 (en) * | 2008-04-28 | 2009-10-29 | Douglas James Joseph | Bridges for interconnecting interposers in multi-chip integrated circuits |
| TW201232735A (en) * | 2011-01-27 | 2012-08-01 | Unimicron Technology Corp | Package stack device and method of forming same |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110010487A (en) * | 2018-10-10 | 2019-07-12 | 浙江集迈科微电子有限公司 | A kind of radio frequency chip system in package technique of vertical welding |
| WO2020232610A1 (en) * | 2019-05-20 | 2020-11-26 | 华为技术有限公司 | Chip packaging structure and chip packaging method |
| CN113130464A (en) * | 2019-12-31 | 2021-07-16 | 力成科技股份有限公司 | Package structure and method for manufacturing the same |
| US11830798B2 (en) | 2021-03-22 | 2023-11-28 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
| CN113540016A (en) * | 2021-05-28 | 2021-10-22 | 日月光半导体制造股份有限公司 | Semiconductor packaging structure and forming method thereof |
| WO2024120410A1 (en) * | 2022-12-06 | 2024-06-13 | Tongfu Microelectronics Co., Ltd. | Chip packaging method and chip packaging structure |
| WO2024120411A1 (en) * | 2022-12-06 | 2024-06-13 | Tongfu Microelectronics Co., Ltd. | Fan-out chip packaging method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103258806B (en) | 2016-01-27 |
| CN103258806A (en) | 2013-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103258806B (en) | The semiconductor packaging structure of tool bridging structure and manufacture method thereof | |
| CN102044512B (en) | Integrated circuit and multi-chip module stacked in three dimensions | |
| CN102456668B (en) | Test structures for through silicon vias (TSVs) of three dimensional integrated circuit (3DIC) | |
| CN100383936C (en) | Three-dimensional device fabrication method | |
| US8722536B2 (en) | Fabrication method for circuit substrate having post-fed die side power supply connections | |
| CN102593110B (en) | Laminated inverted chip packaging structure of ultra-fine spacing welding plates and bottom filling material preparation method | |
| CN102760715A (en) | Package structure of embedded electronic component and manufacturing method thereof | |
| CN103137582B (en) | Projection wire direct coupled structure in packaging part | |
| US9214438B2 (en) | Die-die stacking structure and method for making the same | |
| CN102738104B (en) | Integrated circuit device and method for manufacturing the integrated circuit device | |
| US10231331B2 (en) | Multilayer wiring board and probe card having the same | |
| CN103400830A (en) | Multilayer chip stacking structure and implementation method thereof | |
| CN103383940A (en) | Semiconductor package and fabrication method thereof | |
| CN110391207A (en) | Package structure membrane of flip chip package | |
| CN101236940B (en) | Line structure for reconfiguration line layer | |
| CN101197344B (en) | Packaging substrate and its manufacturing method | |
| CN100382312C (en) | Semiconductor device and method of manufacturing semiconductor device | |
| CN208767302U (en) | Semiconductor device | |
| CN103489847A (en) | PGA/BGA (Pin Grid Array/Ball Grid Array) three-dimensional structure for assembling components and production method thereof | |
| CN103050475B (en) | Anti-warping packaging substrate | |
| CN100392849C (en) | Package body and package body module | |
| CN104932761B (en) | Capacitive touch panel and manufacturing method thereof | |
| CN104254194A (en) | Wiring board | |
| CN105246246A (en) | Substrate structure and method for fabricating the same | |
| CN105009279A (en) | Semiconductor device and method of manufacturing semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160302 |
|
| RJ01 | Rejection of invention patent application after publication |