CN104218897A - Device and method for providing efficient and compact Doherty power amplifier - Google Patents
Device and method for providing efficient and compact Doherty power amplifier Download PDFInfo
- Publication number
- CN104218897A CN104218897A CN201310214813.6A CN201310214813A CN104218897A CN 104218897 A CN104218897 A CN 104218897A CN 201310214813 A CN201310214813 A CN 201310214813A CN 104218897 A CN104218897 A CN 104218897A
- Authority
- CN
- China
- Prior art keywords
- amplifier
- network
- equiva lent
- lent impedance
- quarter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Amplifiers (AREA)
Abstract
The invention provides a device and method for providing an efficient and compact Doherty power amplifier. A Doherty power amplifier circuit can comprise a carrier wave amplifier, a peak value amplifier, a single-end to differential network with an any-angle out-phase signal branch, and a differential to single-end network with an any-angle out-phase signal branch, wherein the single-end to differential network is coupled between the input end of the circuit and the input ends of the carrier wave amplifier and the peak value amplifier and used for segmenting input signals of the circuit into the first amplifier and the second amplifier, the differential to single-end network is coupled between the output ends of the carrier wave amplifier and the peak value amplifier and the output end of the circuit, and used for merging the signals output by the carrier wave amplifier and the peak value amplifier into the output of the circuit.
Description
Technical field
The present invention is broadly directed to wireless power amplifier.Specifically, the present invention relates to the apparatus and method of the Doherty power amplifier that high-efficiency compact is provided.
Background technology
Know in the art, Designing power amplifier needs high efficiency and High Linear.The efficiency of wireless power amplifier is normally defined the ratio between the transmitting power in expectation and the whole power from power supply.Therefore, a large amount of effort has been made to raising the efficiency in the industry at radio.Slight progress in efficiency power amplifier just can make wireless communication system or terminal obtain major benefit, and can reduce operation wireless communication system or the overall cost needed for terminal.
Along with the development of future broadband wireless communication systems, bandwidth becomes wider, and transmission rate becomes higher.This brings very large challenge to the Designing power amplifier in wireless communication system or terminal.Such as, in future broadband wireless communication systems, such as CDMA, WCDMA, OFDM, LTE etc., the peak-to-average power ratio (PAPR) of signal constantly increases along with more complicated modulation strategy.This can cause the no good cake of the average efficiency of wireless power amplifier, because power output rollback (back-off) scope of conventional power amplifier is enough not wide.Such as, traditional Doherty power amplifier optimum efficiency working point is normally operated in the 6dB rollback place of distance peak power point.
Given this, expect that very much provide a kind of has high efficiency radio-frequency power amplifier in wide power output rollback scope.
Summary of the invention
In order to overcome above-mentioned restriction, and in order to overcome by reading and understanding specification of the present invention other restrictions apparent, the disclosure provides Doherty power amplifier and the method for providing highly efficient power to amplify.
According to an embodiment, a kind of Doherty power amplifier circuit, comprise: the first amplifier and the second amplifier, wherein said first amplifier is one in carrier amplifier and peak amplifier, and described second amplifier is another in carrier amplifier and peak amplifier; There is random angle out-of-phase signal single-ended-to-difference network along separate routes, it is coupling between the input of described circuit and the input of described first amplifier and described second amplifier, for being divided into by the input signal of described circuit in described first amplifier and described second amplifier; And there is random angle out-of-phase signal differential-to-single-ended network along separate routes, between its output being coupling in described first amplifier and described second amplifier and the output of described circuit, for the signal exported from described first amplifier and described second amplifier being merged into the output of described circuit.Described single-ended-to-difference network comprises the first input branch for divided input signal being matched to described first amplifier, described first input branch comprises: the first pseudo-quarter-wave equiva lent impedance converter between the input being coupling in described divided input signal and described first amplifier, and is coupling in the phase compensation inductance between the input of described first amplifier and ground.And described single-ended-to-difference network comprises the second input branch for divided input signal being matched to described second amplifier further, described second input branch comprises: first puppet four/three-wavelength equiva lent impedance converter between the input being coupling in described divided input signal and described second amplifier, and is coupling in the phase compensation electric capacity between the input of described second amplifier and ground.Described differential-to-single-ended network comprises the first output branch for mating the signal exported from described first amplifier, described first output branch comprises second puppet four/three-wavelength equiva lent impedance converter between the output of described first amplifier that is coupled and described merged signal, and is coupling in the phase compensation electric capacity between the output of described first amplifier and ground.Described differential-to-single-ended network comprises the second output branch for mating the signal exported from described second amplifier further, described second output branch comprises the second pseudo-quarter-wave equiva lent impedance converter between the output of described second amplifier that is coupled and described merged signal, and is coupling in the phase compensation inductance between the output of described second amplifier and ground.Described first and second pseudo-quarter-wave equiva lent impedance converters are configured to create quarter-wave phase shift, and described first and second puppet four/three-wavelength equiva lent impedance converters are configured to the phase shift of creation four/three-wavelength.
According to another embodiment, a kind of method for configuring Doherty power amplifier circuit, comprise and the first amplifier and the second amplifier are provided, wherein said first amplifier is one in carrier amplifier and peak amplifier, and described second amplifier is another in carrier amplifier and peak amplifier; By having random angle out-of-phase signal single-ended-to-difference network along separate routes, the input signal of described circuit is divided in described first amplifier and described second amplifier; And by having random angle out-of-phase signal differential-to-single-ended network along separate routes, the signal exported is merged into the output of described circuit from described first amplifier and described second amplifier.Described single-ended-to-difference network comprises it for divided input signal being matched to the first input branch of described first amplifier, described first input branch comprise be coupling in described divided input signal and described first amplifier input between the first pseudo-quarter-wave equiva lent impedance converter, and be coupling in the phase compensation inductance between the input of described first amplifier and ground.And, described single-ended-to-difference network comprises the second input branch for divided input signal being matched to described second amplifier further, described second input branch comprise be coupling in described divided input signal and described second amplifier input between first puppet four/three-wavelength equiva lent impedance converter, and be coupling in the phase compensation electric capacity between the input of described second amplifier and ground.Described differential-to-single-ended network comprises the first output branch for mating the signal exported from described first amplifier, described first output branch comprises second puppet four/three-wavelength equiva lent impedance converter between the output of described first amplifier that is coupled and described merged signal, and is coupling in the phase compensation electric capacity between the output of described first amplifier and ground.Described differential-to-single-ended network comprises the second output branch for mating the signal exported from described second amplifier further, described second output branch comprises the second pseudo-quarter-wave equiva lent impedance converter between the output of described second amplifier that is coupled and described merged signal, and is coupling in the phase compensation inductance between the output of described second amplifier and ground.Described first and second pseudo-quarter-wave equiva lent impedance converters are configured to create quarter-wave phase shift, and described first and second puppet four/three-wavelength equiva lent impedance converters are configured to the phase shift of creation four/three-wavelength.
By illustrating the multiple specific embodiment and implementation that comprise for realizing preference pattern of the present invention, according to the apparent other aspects of the present invention of the following detailed description, feature and advantage.The present invention can also support other or different embodiments, and when not exceeding spirit and scope of the invention, can modify in various to multiple details of the present invention.Therefore, drawing and description should be regarded as illustrative, and not restrictive in fact.
Accompanying drawing explanation
In the accompanying drawings exemplarily, and unrestricted, show embodiments of the invention, wherein:
Fig. 1 illustrates the block schematic diagram of traditional Doherty power amplifier of the prior art;
Fig. 2 illustrates the block schematic diagram of the amplifier circuit according to the embodiment of the present invention;
Fig. 3 illustrates the exemplary decomposition texture of single-ended-to-difference (S2D) network according to the amplifier circuit in Fig. 2 of the embodiment of the present invention and differential-to-single-ended (D2S) network;
Fig. 4 depicts the complex phase of the out-phase at any angle bit representation for S2D network and D2S network;
Fig. 5 shows the exemplary topology of the power amplifier circuit according to the embodiment of the present invention;
Fig. 6 (a) is to 6(d) show remove LC(inductance capacitance according to the embodiment of the present invention by resonance) right process;
Fig. 7 illustrates the general structure topology according to the power amplifier circuit of the embodiment of the present invention;
Fig. 8 and Fig. 9 is chart, which respectively show the performance of pseudo-low pass filter (PLPF) according to the embodiment of the present invention and pseudo-high-pass and low-pass filter (PHLPF);
Figure 10 is chart, it illustrates the result that gain " protuberance " according to the embodiment of the present invention and " depression " compensate;
Figure 11 show according to the embodiment of the present invention by by a part for the S2D network of the exemplary power amplifiers circuit of analog simulation;
Figure 12 and 13 is charts, it illustrates the simulation result of the phase division for exemplary power amplifiers circuit; And
Figure 14 and 15 is charts, it illustrates the simulation result of the efficiency for exemplary power amplifiers circuit.
Embodiment
The open apparatus and method example for high efficiency power amplifier below.In the text, the element that similar numbers is similar.Should be understood that the single feature of different embodiment also can be merged, to provide other embodiments.In addition, word " comprises " and " comprising " should be understood to that not described embodiment being restricted to those only mentioned features is formed, and these embodiments can also comprise the feature/structure clearly do not mentioned on the contrary.
Fig. 1 shows the block schematic diagram of traditional Doherty power amplifier of the prior art, and this power amplifier is always for amplifying signal in a wireless communication system.As shown in Figure 1, input rf signal is divided into two equal signals by shunt components 102, and these two equal signals are introduced carrier amplifier 112 and peak amplifier 114 respectively.At the input end of the input matching network (MNI) 110 of peak amplifier, with the addition of quarter wavelength impedance transducer 104 with the phase deviation providing 90 degree.In addition, in order to accurately perform load impedance modulation, with the addition of another quarter wavelength impedance transducer 122 at the output of output matching network (MNO) 118.Afterwards, the output of carrier amplifier and peak amplifier is merged mutually by another quarter wavelength impedance transducer 124.According to the principle of Doherty amplifier, when Doherty amplifier operates in total power scope, peak amplifier brings into operation at the 6dB rollback point place of peak power point.Usually, can remain in the efficiency of the Doherty amplifier scope the point brought into operation from peak amplifier (being commonly referred to the second efficiency peak) to peak power point (being commonly referred to the first efficiency peak) high but and uneven level, wherein this scope is commonly referred to n dB(and is generally 6dB) power output rollback.
As discussed above, for the signal with high PAPR, 6dB power output rollback is inadequate.In addition, the configuration of tradition Doherty power amplifier is very complicated, because it comprises much discrete independently assembly, such as, input splitter 102 shown in Fig. 1, input impedance conversion device 104, input matching network 106, offset delay line (not shown), output matching network 116, output offset delay line (not shown), output impedance converter 122 and Doherty combiner 124.This makes traditional Doherty power amplifier be not suitable for being arranged in the equipment (such as mobile phone) to size and cost sensitivity.
Basic thought of the present invention is the function being realized the multiple discrete assembly in traditional Doherty power amplifier by single circuit network.This single circuit network can be realized by lamped element network, and with discrete the comparing with the implementation of transmission line of traditional Doherty power amplifier, lamped element can be compacter and cheap.Fig. 2 shows the block schematic diagram of the amplifier circuit according to the embodiment of the present invention.As shown in Figure 2, input single-ended-to-difference (S2D) network 210 is configured to the input signal receiving Doherty amplifier circuit, and produces two out-phase or differential signal to be fed to carrier units 220 and peak cell 240 respectively.Carrier units 220 comprises carrier amplifier and associated bias circuits thereof, and peak cell 240 comprises peak amplifier and associated bias circuits thereof.The output signal of carrier units 220 and peak cell 240 is fed to differential-to-single-ended (D2S) network 260 using as Differential Input, and and then is merged into the output signal of Doherty amplifier.
Input S2D network 210 oneself can perform all functions of the splitter of traditional Doherty power amplifier, input impedance conversion device and output matching network by it.In this, by input S2D network, the input signal of Doherty amplifier circuit can be tapped to two differential signals respectively in two differential branch.The equiva lent impedance of these two differential branch can be adjusted, so that described two differential signals are matched carrier units 220 and peak cell 240 respectively.So input S2D network 220 can be the splitter of N dB as merit point rate, equiva lent impedance is Z
0equiva lent impedance converter and input matching network carry out work, wherein N and Z
0value can be equiva lent impedance by adjusting two differential branch in asymmetric mode and adjustable.Adjustable Z
0can for each in Liang Ge branch provides the phase deviation of adjustable mutual out-phase in the scope of 0 to 180 degree.
Export D2S network 260 oneself can perform the combiner of traditional Doherty power amplifier, output impedance converter and output matching network all functions by it.In this, the equiva lent impedance exporting two differential branch of D2S network 260 can be adjusted, to match combiner respectively by from the two paths of signals that carrier units 220 and peak cell 240 export respectively.So exporting D2S network 260 can be Z as combiner, equiva lent impedance
0equiva lent impedance converter and output matching network carry out work.Z
0value can be equiva lent impedance by adjusting two differential branch exporting D2S network in asymmetric mode and adjustable.Adjustable Z
0can for each in Liang Ge branch provides the phase deviation of adjustable mutual out-phase in the scope of 0 to 180 degree.Export D2S network 260 to be configured to compensate the phase difference between Liang Ge branch produced in input S2D network simultaneously.In certain embodiments of the present invention, can by tuning for the multiple harmonic flexibly output introducing input D2S network be optimized voltage and current signal, thus amplifying signal more expeditiously.Manipulated by the multiple harmonic for carrier amplifier and peak amplifier, the limited contrast of harmonic wave can be made as short circuit or open circuit, to form the switch mode amplifier unit of waveform engineering.By amplifier and unit being formed as the combination of E class, F class, inverted-F class, J class, P class and the above-mentioned type, the combination of open circuit and short circuit can be very flexible, carrier units and peak cell are selected also very flexible, thus improve the whole efficiency of Doherty amplifier.This good adaptability is derived from S2D and the D2S network pair with correlation will described in detail after a while.
Fig. 3 illustrates according to the input S2D network of the amplifier circuit in Fig. 2 of the embodiment of the present invention and the exemplary decomposition texture exporting D2S network.As shown in Figure 3, input signal can pass through splitting node 311, but not shunt components of the prior art, be divided into two signals in the Liang Ge branch in input S2D network.In the first input branch, the first splitting signal is fed to the first pseudo-quarter-wave equiva lent impedance converter 312, so and be fed to the first amplifier 320; In the second input branch, the second splitting signal is fed to first puppet four/three-wavelength equiva lent impedance converter 314, so and be fed to the second amplifier 340.First pseudo-quarter-wave equiva lent impedance converter 312 can be configured to create the quarter-wave phase shift to the first splitting signal, and first puppet four/three-wavelength equiva lent impedance converter 314 can be configured to the phase shift of creation four/three-wavelength.
Phase compensation inductance 313 is by between the input that is introduced in the first amplifier 320 further and ground, and correspondingly, phase compensation electric capacity 315 is by between the input of introducing the second amplifier 340 further and ground.Like this, the first splitting signal and the second splitting signal become difference and out-phase each other.Unlike the prior art, can be further adjusted based on quarter-wave phase shift by the phase deviation of phase compensation inductance 313 in the first input branch, thus realize any phase shift in the scope of 0 to 180 degree, but not 90 degree of fixed phase drifts of the prior art.Similarly, the phase deviation inputted in branch by phase compensation electric capacity 315 second can be further adjusted based on 3/4ths phase shifts, thus realizes any phase shift in the scope of 0 to 180 degree.
The phase place of the plural number at any angle that Fig. 4 describes in the Liang Ge branch of input S2D network represents.Vector V1(t) and V2(t) be used to indicate time-domain signal by being fed into the first amplifier 320 and the second amplifier 340 respectively.Variable
with
be used to the phase shift indicating difference corresponding out-phase in the two branches.As shown in Figure 4, the phase shifts in two input branches can be angles in addition to 90 degrees, and signal V1(t) and V2(t) can Vout(t be merged into), better common mode inhibition can be provided when carrier wave and peak cell work simultaneously.
Difference and the signal of out-phase can be amplified by carrier units and peak cell respectively.So, as shown in Figure 3, in the first output branch, the amplifying signal exported from the first amplifier 320 is fed to second puppet four/three-wavelength equiva lent impedance converter 362, and in the second output branch, the amplifying signal exported from the second amplifier 340 is fed to the second pseudo-quarter-wave equivalent transformation device 364.So the signal in two output branchs is fed to summing junction, thus is merged into output signal.In output D2S network, second puppet four/three-wavelength equiva lent impedance converter 362 and the second pseudo-quarter-wave equiva lent impedance converter 364 can be configured according to the mode of the such equiva lent impedance converter be similar in input S2D network.Phase compensation electric capacity 363 is by between the output that is introduced in the first amplifier 320 further and ground, and correspondingly phase compensation inductance 365 is introduced between the second amplifier 340 and ground further.Be similar to the configuration in two input branches of input S2D network 310 equally, two output branchs exporting D2S network 360 can be configured to provide phase shift compensation, thus make the signal being fed to summing junction either in phase with one another.In other words, the first output branch in output D2S network 360 and the second output branch can provide the second input branch and first corresponded respectively in input S2D network 310 to input compensatory delay or the phase shift of branch, thus keep the signal delay/phase shift in two output branchs mutually the same at summing junction place.In addition, the merit of the branch in input S2D network 310 divides rate mutually the same with the power merger ratio exported in D2S network 360.By these high correlations between S2D network and D2S network, after the summed node of the signal of Liang Ge branch is added together, the internal noise of amplifier circuit, distortion and interference can be cancelled just.Like this, can by providing better common mode inhibition and interior in linearisation when the total power of Doherty amplifier exports by out-phase distortion cancellation.
In certain embodiments, in order to strengthen the performance of output signal, merged output signal can be fed to quarter-wave equiva lent impedance converter 361 further.
In certain embodiments, first and second pseudo-quarter-wave equiva lent impedance converters (312,364), second and second puppet four/three-wavelength equiva lent impedance converter (314,362), and quarter-wave equiva lent impedance converter 361 can realize equivalence by using lamped element.In this, the first and second pseudo-quarter-wave equiva lent impedance converters 312,364 can be realized by C-L-C " π " shape high-order network, and it is configured to by the quarter-wave displacement of tuning creation.First and second puppet four/three-wavelength equiva lent impedance converters 314,362 can be realized by the series connection of L-C-L " π " shape high-order network and C-L-C " π " shape high-order network, and it is configured to by tuning displacement of combining creation four/three-wavelength.Quarter-wave elongate elements 361 can be realized by L-C-L " π " shape high-order network, and it is configured to by the quarter-wave phase shift of tuning creation.
Fig. 5 shows the exemplary circuit topologies of the Doherty power amplifier according to the embodiment of the present invention.As shown in Figure 5, first pseudo-quarter-wave equiva lent impedance converter 312 can be realized by 3 rank C-L-C " π " l networks, and first puppet four/three-wavelength equivalent transformation device 314 can be realized by the series connection of 1 rank L-C-L " π " l network and 2 rank C-L-C " π " l networks.In this example, phase compensation electric capacity can be arranged between 1 rank L-C-L " π " l network and 2 rank C-L-C " π " l networks, to strengthen the performance for matching corresponding amplifier.
Export D2S network 360 can according to the mode being similar to input S2D network 310 with lamped element to realize equivalence.In this, second pseudo-quarter-wave equiva lent impedance converter 364 can be realized by 2 rank C-L-C " π " l networks, and second puppet four/three-wavelength equiva lent impedance converter 362 can be realized by the series connection of 1 rank L-C-L " π " l network and 1 rank C-L-C " π " l network.
In certain embodiments, input S2D network and output D2S network can be simplified by the electric capacity that is connected in parallel or inductance (if any).As shown in Figure 5, the inductance in square frame 510,530,550,570 and 590 is to being merged into an inductance respectively.
In certain embodiments, input S2D network and output D2S network can be simplified by utilizing resonance to remove some LC further to (square frame 520,540,560,520 ', 540 ', 560 ').Fig. 6 (a) is to 6(d) further illustrate and utilize resonance to remove the right process of LC.Fig. 6 (b) shows the decomposition texture of input S2D network.As shown in the square 520 in Fig. 5 and Fig. 6, the LC comprising the inductance 605 in L-C-L " π " the l network 314A of electric capacity 601 in C-L-C " π " l network 312 of the first pseudo-quarter wavelength impedance transducer and first puppet four/three-wavelength impedance transformer is connected in parallel in fact between splitting node and ground (illustrating with grey).So, likely by selecting the value of inductance L and electric capacity C under following condition, and at the center running frequency f of Doherty power amplifier circuit
cplace makes LC to (such as electric capacity 601 and inductance 605) resonance,
In practice, the center running frequency f of amplifier circuit is being secured
cafterwards, the value of electric capacity 601 and inductance 605 can be chosen as suitable value, to make them can resonance.So, the LC couple of this resonance can be removed from circuit, and can not make a big impact to the performance of circuit.LC in square frame 540 and 560 is to also can utilizing resonance to remove by similar mode.Like this, as shown in Figure 6 (c), three LC couple can be removed, significantly to lower complexity and the cost of circuit from input S2D network.
In addition, by removing the LC couple of the corresponding position in square frame 520 ', 540 ', 560 ' according to the mode being similar to input S2D network, can simplify and export D2S network.So as shown in Fig. 5 and Fig. 6 (d), by resonance, Doherty amplifier circuit can remove 6 pairs of LC assemblies from global design, comprises 12 passive blocks.This Doherty Amplifier Design for the mobile terminal for limited space is useful especially.
The exponent number of " π " discussed above l network can be configured to the exponent number of less element or expand to higher exponent number.Fig. 7 shows the general topology of the Doherty amplifier circuit according to the embodiment of the present invention.As shown in Figure 7, in input S2D network, the pseudo-quarter-wave equiva lent impedance converter 312 of the first input branch may be implemented as C-L-C " π " l network that exponent number is N, and it is N that puppet four/three-wavelength equiva lent impedance converter 314 of the second input branch may be implemented as exponent number
1l-C-L " π " l network 314A and exponent number be N
2the series connection of C-L-C " π " l network 314B.In output D2S network, the pseudo-quarter-wave equiva lent impedance converter 364 of the second output branch may be implemented as C-L-C " π " l network that exponent number is M, and it is M that puppet four/three-wavelength equiva lent impedance converter 362 of the first output branch may be implemented as exponent number
1l-C-L " π " l network 362A and exponent number be M
2the series connection of C-L-C " π " l network 362B.
As discussed above, by removing LC to (illustrating with grey) and/or remove the electric capacity or inductance pair that are connected in parallel, input S2D network can be simplified and exports D2S network.As shown in Figure 7, the electric capacity in square frame 710,720,740,750,770 and 780 is to being merged into an electric capacity respectively, and the inductance in square frame 730 and 760 is to being merged into an inductance respectively.
The exponent number of " π " l network the application scenarios that can depend on Doherty amplifier is set, the size such as designed, cost, performance requirement, etc.Such as, in order to amplifier is realized in the terminal, usually need the complexity of miniaturized design and avoid excessive performance degradation.So the circuit shown in Fig. 5 can be counted as the implementation of lower configuration.In principle, the exponent number of " π " l network is higher, the S that can reach
11performance is better, but insertion loss is larger.
Because the Input matching of Doherty circuit is not very sensitive to insertion loss, therefore the exponent number N of C-L-C " π " l network 312 is preferably greater than or equal to 3.The exponent number N of L-C-L " π " l network 314A
1preferably greater than or equal to the exponent number N of 1, C-L-C " π " l network 314B
2preferably greater than or equal to 2.In certain embodiments, exponent number N preferably equals exponent number N
1with N
2and.
Because the output matching in Doherty amplifier is responsive to loss, the exponent number of D2S network is preferably lower, to realize better broadband, and high efficiency scope.In certain embodiments, the exponent number M of C-L-C " π " l network 364 is preferably greater than or equal to the exponent number M of 2, L-C-L " π " l network 362A
1preferably greater than or equal to the exponent number M of 1, C-L-C " π " l network 362B
2preferably greater than or equal to 1.In addition, in certain embodiments, exponent number M preferably equals exponent number M
1with M
2and.
Quarter-wave elongate elements 361 after output summing junction can be implemented as L-C-L " π " l network that exponent number is K.In practice, exponent number K is preferably greater than or equal to 1.
C-L-C " π " l network in pseudo-quarter-wave equiva lent impedance converter can be configured to associating phase compensation inductance and create
the phase shift of degree, and
can be any number of degrees from 0 to 180 degree.Meanwhile, this network can be configured to serve as the effect of low pass filter so that matched signal.But in order to optimize performance in band, this network can be configured to be balance to a certain extent with low-power, and it can be called as pseudo-low pass filter (PLPF) in this article thus.Fig. 8 shows display for inputting the chart of the performance of the PLPF of the pseudo-quarter-wave equiva lent impedance converter in S2D network.As shown in Figure 8, the PLPF of high-order " π " l network can with the outer S of lower band
11and S
21performance is that cost optimizes S in band
11and S
21fluctuating nature, to provide tuning control and broadband performance.
L-C-L and C-L-C combination " π " l network in pseudo-four/three-wavelength equiva lent impedance converter can be configured to associating phase compensation inductance and create
the phase shift of degree.Meanwhile, this network can be configured to the effect of being served as band pass filter by connect high same filter and low pass filter.As the structure combining " π " l network from L-C-L and C-L-C can be found out, the part of L-C-L " π " l network can form high pass filter (HPF), and the part of C-L-C " π " l network can form low pass filter.As shown in Figure 9, be similar to PLPF, this band pass filter can be configured to be with outer S
11and S
21for cost, optimize S
11and S
21performance in the band of fluctuation, and therefore this network can be called pseudo-high-pass and low-pass filter (PHLPF) in this article, its HPF part and LPF part are called pseudo-HPF(PHPF) and pseudo-LPF(PLPF).
Usually, due to the switching point (i.e. the point of peak amplifier startup) that Doherty is intrinsic, the gain of amplifier will produce rank and become in the middle of power mode transfer process, and the change of the rank of this gain can be called as intrinsic " gain depression ".In certain embodiments of the present invention, input S2D network can be configured to the disequilibrium by adjusting between Liang Ge branch, create the remarkable gain projecting shape (being called " gain protuberance ") in the frequency response of Doherty amplifier before roll off of gain, so and input S2D network can by tuning to make this " gain protuberance " occur in the frequency place identical with intrinsic Doherty " gain is caved in " further, thus the rank of compensating gain change.From the angle of the input of Liang Ge branch, the disequilibrium of Liang Ge branch can be embodied in the disequilibrium of merit point rate and gain.From the angle of the output of Liang Ge branch, under the imbalance of Liang Ge branch also can system in power output performance and efficiency.In practice, disequilibrium can be adjusted by the equiva lent impedance or gain response changing Liang Ge branch.Such as, can by increasing exponent number N
1increase disequilibrium.Like this, " gain protuberance " effect created by the disequilibrium of input S2D network can compensate intrinsic " gain depression ", thus makes the gain response of Doherty amplifier smooth and reach the acceptable linearity, and alleviates the memory effect of amplifier.Figure 10 shows the chart that display produces the flat gain response structure of higher output power and average efficiency.In the figure, together with gain is placed to efficiency, to compare along with the change of output prime power.Two arrows instruction response curve based on Y-axis.
By the disequilibrium of adjustment between the first input branch and the second input branch, the Doherty peak efficiencies scope (that is, the scope between the first efficiency peak point and the second efficiency peak point) on power output rollback can be adjusted.In this, the equiva lent impedance disequilibrium between the first and second input branches can be adjusted, to create different input works point rate, so and tuning first and second branches can be inputted, to make the Doherty peak efficiencies scope on power output rollback narrower or wider further.In practice, by adjustment disequilibrium and tuning, exemplary Doherty power amplifier of the present invention can reach 10dB power output rollback, and this is much wider than 6dB traditional in prior art.
The final power output ability of exemplifying Doherty power amplifier can by adjusting the first and second output branchs to adjust.In this, the equiva lent impedance disequilibrium between the first output branch and the second output branch can be adjusted, to create different peak cell start-up points (namely opening the point of peak amplifier).So the first and second output branchs can by tuning further, to cause the change in the power output ability of carrier units and peak cell respectively.As a result, the final power output ability of Doherty power amplifier is by corresponding change.
In certain embodiments, the topology of the Doherty amplifier circuit shown in Fig. 5 and 7 both can support common Doherty pattern, supported transoid Doherty pattern again.Switching between two kinds of patterns can realize only by the position of exchange carrier unit and peak cell, and adjustment is corresponding biased, and does not need the topology of this whole circuit.For common Doherty pattern, carrier units and peak cell can be installed as shown in Figure 3.That is, carrier units is installed between first puppet four/three-wavelength equiva lent impedance converter 314 and the second pseudo-quarter-wave equiva lent impedance converter 364, and peak cell is installed between the first pseudo-quarter-wave equiva lent impedance converter 312 and second puppet four/three-wavelength equiva lent impedance converter 362.For transoid Doherty pattern, peak cell can be arranged between first puppet four/three-wavelength equiva lent impedance converter 314 and the second pseudo-quarter-wave equiva lent impedance converter 364, and carrier units can be arranged between the first pseudo-quarter-wave equiva lent impedance converter 312 and second puppet four/three-wavelength equiva lent impedance converter 362.Switch for pattern, the gate/base that correspondingly can adjust carrier units and peak cell is biased (not shown).In order to reach optimum performance, the feature of S2D network and D2S network can be adjusted further, to adapt to corresponding pattern.Such as, can as front discussion, for the wider constant higher efficiency range on power output rollback, the merit of adjustment S2D network divides the disequilibrium of rate.The multiple harmonic of S2D network and D2S network can be modulated for higher unit efficiencies, and make to weigh demand that is linear and efficiency for different application scene.And the smooth efficiency response that can realize on back-off comes tuning S2D network and D2S network.At this point, as discussed above, S2D network can be adjusted to swell generating gain with the frequency place that intrinsic gain is caved in identical, thus compensate.But these do not need to change circuit topology, the particularly structure of S2D network and D2S network.
Traditionally, in Doherty amplifier, carrier amplifier should be AB class or category-B, and peak amplifier should be C class.In an embodiment of the present invention, input S2D network and export D2S network height correlation each other.As shown in Fig. 3,5 and 7, two networks all have fixing topology.Export first in D2S network to export and the second output branch can provide for the signal lag corresponding respectively of the second and first input branch in input S2D network or phase shift compensation, with remain on summing junction place measure the signal lag of output branch or phase shift identical.In addition, the merit of the branch inputted in S2D network divides rate to merge ratio with the power of the branch exported in D2S network can be identical.Because the topology of the high correlation Doherty amplifier of these features between input S2D network and output D2S network goes for various types of carrier amplifier and peak amplifier.In this, the direct-to-ground capacitance in S2D network and D2S network and inductance can be tuned to and have respective short circuit or open circuit combination, to mate the carrier units and peak cell with various harmonic controling amplifier.In other words, process outside above-mentioned traditional type, the carrier units in the Doherty power amplifier of the embodiment of the present invention and peak cell can be implemented as the amplifier of various harmonic controling, such as E class, F class, inverted-F class, J class or P class, or its combination, etc.
Although should be understood that the example Doherty amplifier circuit shown in Fig. 5-7 is shown as the topology of inductance and electric capacity, it is only principle electrical circuit, and inductance in circuit and electric capacity can be realized by any element with equivalent features.In certain embodiments, the element inputted in S2D network and output D2S network can be realized by the mixing of lamped element, transmission line and/or lamped element and transmission line.Usually, the performance of transmission line is higher than lamped element, but transmission line can take the very large space on board area.Like this, can according to the demand of Doherty design, such as performance, size, cost etc., determine the deployment to lamped element, transmission line and mixing thereof.In this, a kind of mode of compromise can be use transmission line to come the less electric capacity of implementation value and inductance, and uses lamped element to come the larger electric capacity of implementation value and inductance.Weighed preferably between can saving in RF performance with for the cost/space of compact design like this.
Figure 12 and 13 shows the analog result at 900MHz place for the signal segmentation of exemplary Doherty amplifier circuit according to the present invention.The exponent number of each " π " l network in this simulated exemplary Doherty amplifier is configured to:
N
1=1，N
2=4，N=N
1+N
2=5；
M
1=1, M
2=4, M=M
1+ M
2=5; And
K=1。
Pass through N
1=1, except the part shown in Figure 11, S2D network can have impartial branch.As discussed, the LC couple shown in grey can be removed by resonance above.Like this, as shown in Figures 12 and 13, S2D network can make from the signal of port one input along separate routes at two signals at port 2 and port 3 place, there is ± the phase shift of 45 degree respectively.Similarly, M is passed through
1=1, D2S network can have two similar impartial branches.
As shown in figure 14, by this Doherty amplifier circuit, efficiency range can match well with the power probability density function of advanced modulation signal (such as CDMA2000 signal).In fig. 14, the power added efficiency (PAE) of Y-axis instruction in units of %, right Y-axis indicates the distribution histogram of the power probability density function of modulated CDMA signal, the peak-peak efficiency that itself and PAE curve compare to show exemplary Doherty amplifier covers the major part of modulation signal power, thus the average efficiency obtained under high PAPR application scenarios is improved.In addition, average efficiency performance can be improved greatly.Figure 15 illustrates analog simulation result in this respect.Wherein X-axis instruction is normalized to the frequency of base band, the CDMA signal spectrum of the exemplary Doherty amplifier of Y-axis indicative input, and the CDMA signal spectrum that right Y-axis instruction exports from exemplary Doherty amplifier.Arrow instruction response curve based on reference axis.As shown in figure 15, for CDMA2000 signal, embodiments of the invention can reach more than the efficiency of 60%, with prior art lower than 20% average efficiency compared with improve a lot.
Present invention resides in the combination of these explicitly or briefly disclosed novel feature or these features arbitrarily.Although comprised the particular example performing preference pattern of the present invention to describe the present invention, the multiple change and change that exist said system and technology are it will be understood by those skilled in the art that.Therefore, the spirit and scope of the present invention should as in claims set forth be widely interpreted.
Claims (21)
1. a Doherty power amplifier circuit, comprises
First amplifier and the second amplifier, wherein said first amplifier is one in carrier amplifier and peak amplifier, and described second amplifier is another in carrier amplifier and peak amplifier;
There is random angle out-of-phase signal single-ended-to-difference network along separate routes, it is coupling between the input of described circuit and the input of described first amplifier and described second amplifier, for being divided into by the input signal of described circuit in described first amplifier and described second amplifier; And
There is random angle out-of-phase signal differential-to-single-ended network along separate routes, between its output being coupling in described first amplifier and described second amplifier and the output of described circuit, for the signal exported from described first amplifier and described second amplifier being merged into the output of described circuit
Wherein, described single-ended-to-difference network comprises the first input branch, and it is for being matched to described first amplifier by divided input signal, and described first input branch comprises:
First pseudo-quarter-wave equiva lent impedance converter, it is coupling between the input of described divided input signal and described first amplifier, and
Phase compensation inductance, between its input being coupling in described first amplifier and ground, and
Described single-ended-to-difference network comprises the second input branch further, and it is for being matched to described second amplifier by divided input signal, and described second input branch comprises:
First puppet four/three-wavelength equiva lent impedance converter, it is coupling between the input of described divided input signal and described second amplifier, and
Phase compensation electric capacity, between its input being coupling in described second amplifier and ground,
Wherein, described differential-to-single-ended network comprises the first output branch, and it is for mating the signal exported from described first amplifier, and described first output branch comprises:
Second puppet four/three-wavelength equiva lent impedance converter, between the output of described first amplifier of its coupling and described merged signal, and
Phase compensation electric capacity, between its output being coupling in described first amplifier and ground,
Described differential-to-single-ended network comprises the second output branch further, and it is for mating the signal exported from described second amplifier, and described second output branch comprises:
Second pseudo-quarter-wave equiva lent impedance converter, between the output of described second amplifier of its coupling and described merged signal, and
Phase compensation inductance, between its output being coupling in described second amplifier and ground,
Wherein said first and second pseudo-quarter-wave equiva lent impedance converters are configured to create quarter-wave phase shift, and described first and second puppet four/three-wavelength equiva lent impedance converters are configured to the phase shift of creation four/three-wavelength.
2. circuit according to claim 1, wherein said first and second pseudo-quarter-wave equiva lent impedance converters are configured to create quarter-wave phase shift by the tuning of C-L-C " π " shape high-order network.
3. circuit according to claim 2, wherein said first and second puppet four/three-wavelength equiva lent impedance converters are configured to by creating the phase shift of four/three-wavelength to L-C-L " π " the shape high-order network of connecting and the tuning of C-L-C " π " shape high-order network.
4. circuit according to claim 1, wherein said differential-to-single-ended network comprises the quarter-wave elongate elements be coupling between described merged signal and the output of described circuit further, and it is configured to create quarter-wave phase shift.
5. circuit according to claim 4, wherein quarter-wave elongate elements is configured to create quarter-wave phase shift by the tuning of L-C-L " π " shape high-order network.
6. circuit according to claim 3, wherein to the segmentation of the input signal of described circuit with realize only by circuit node the merging of the signal output from described first amplifier and described second amplifier.
7. circuit according to claim 6, the following LC wherein in described circuit is to being removed by resonance:
One LC couple, be included in C-L-C " π " the shape high-order network of the first pseudo-quarter-wave equiva lent impedance converter the electric capacity on the circuit node that is directly coupled to for splitting, with in L-C-L " π " the shape high-order network of first puppet four/three-wavelength equiva lent impedance converter, be directly coupled to described inductance on the circuit node split
2nd LC couple, is included in C-L-C " π " the shape high-order network of the first pseudo-quarter-wave equiva lent impedance converter and is directly coupled to the electric capacity of phase compensation inductance and be coupled phase compensation inductance,
3rd LC couple, is included in L-C-L " π " the shape high-order network of first puppet four/three-wavelength equiva lent impedance converter and is directly coupled to the inductance of phase compensation electric capacity and be coupled phase compensation electric capacity,
4th LC couple, be included in C-L-C " π " the shape high-order network of the second pseudo-quarter-wave equiva lent impedance converter the electric capacity be directly coupled to for the circuit node merged, with in L-C-L " π " the shape high-order network of second puppet four/three-wavelength equiva lent impedance converter, be directly coupled to described inductance on the circuit node merged
5th LC couple, is included in C-L-C " π " the shape high-order network of the second pseudo-quarter-wave equiva lent impedance converter and is directly coupled to the electric capacity of phase compensation inductance and be coupled phase compensation inductance,
3rd LC couple, is included in L-C-L " π " the shape high-order network of second puppet four/three-wavelength equiva lent impedance converter and is directly coupled to the inductance of phase compensation electric capacity and be coupled phase compensation electric capacity.
8. circuit according to claim 3, the exponent number of C-L-C " π " the shape high-order network in wherein said first pseudo-quarter-wave equiva lent impedance converter equals the exponent number of L-C-L " π " the shape high-order network in described first puppet four/three-wavelength equiva lent impedance converter and the exponent number sum of C-L-C " π " shape high-order network.
9. circuit according to claim 3, the exponent number of C-L-C " π " the shape high-order network in wherein said second pseudo-quarter-wave equiva lent impedance converter equals the exponent number of L-C-L " π " the shape high-order network in described second puppet four/three-wavelength equiva lent impedance converter and the exponent number sum of C-L-C " π " shape high-order network.
10., for configuring a method for Doherty power amplifier, comprising:
There is provided the first amplifier and the second amplifier, wherein said first amplifier is one in carrier amplifier and peak amplifier, and described second amplifier is another in carrier amplifier and peak amplifier;
By having random angle out-of-phase signal single-ended-to-difference network along separate routes, the input signal of described circuit is divided in described first amplifier and described second amplifier; And
By having random angle out-of-phase signal differential-to-single-ended network along separate routes, the signal exported is merged into the output of described circuit from described first amplifier and described second amplifier,
Wherein, described single-ended-to-difference network comprises the first input branch, and it is for being matched to described first amplifier by divided input signal, and described first input branch comprises:
First pseudo-quarter-wave equiva lent impedance converter, it is coupling between the input of described divided input signal and described first amplifier, and
Phase compensation inductance, between its input being coupling in described first amplifier and ground, and
Described single-ended-to-difference network comprises the second input branch further, and it is for being matched to described second amplifier by divided input signal, and described second input branch comprises:
First puppet four/three-wavelength equiva lent impedance converter, it is coupling between the input of described divided input signal and described second amplifier, and
Phase compensation electric capacity, between its input being coupling in described second amplifier and ground,
Wherein, described differential-to-single-ended network comprises the first output branch, and it is for mating the signal exported from described first amplifier, and described first output branch comprises:
Second puppet four/three-wavelength equiva lent impedance converter, between the output of described first amplifier of its coupling and described merged signal, and
Phase compensation electric capacity, between its output being coupling in described first amplifier and ground,
Described differential-to-single-ended network comprises the second output branch further, and it is for mating the signal exported from described second amplifier, and described second output branch comprises:
Second pseudo-quarter-wave equiva lent impedance converter, between the output of described second amplifier of its coupling and described merged signal, and
Phase compensation inductance, between its output being coupling in described second amplifier and ground,
Wherein said first and second pseudo-quarter-wave equiva lent impedance converters are configured to create quarter-wave phase shift, and described first and second puppet four/three-wavelength equiva lent impedance converters are configured to the phase shift of creation four/three-wavelength.
11. methods according to claim 10, wherein said first and second pseudo-quarter-wave equiva lent impedance converters are configured to create quarter-wave phase shift by the tuning of C-L-C " π " shape high-order network.
12. methods according to claim 11, wherein said first and second puppet four/three-wavelength equiva lent impedance converters are configured to by creating the phase shift of four/three-wavelength to L-C-L " π " the shape high-order network of connecting and the tuning of C-L-C " π " shape high-order network.
13. methods according to claim 10, wherein said differential-to-single-ended network comprises the quarter-wave equivalence element be coupling between described merged signal and the output of described circuit further, and it is configured to create quarter-wave phase shift.
14. methods according to claim 13, wherein quarter-wave elongate elements is configured to create quarter-wave phase shift by the tuning of L-C-L " π " shape high-order network.
15. methods according to claim 12, wherein to the segmentation of the input signal of described circuit with realize only by circuit node the merging of the signal output from described first amplifier and described second amplifier.
16. circuit according to claim 15, remove the following LC couple be included in described circuit further by resonance:
One LC couple, be included in C-L-C " π " the shape high-order network of the first pseudo-quarter-wave equiva lent impedance converter the electric capacity on the circuit node that is directly coupled to for splitting, with in L-C-L " π " the shape high-order network of first puppet four/three-wavelength equiva lent impedance converter, be directly coupled to described inductance on the circuit node split
2nd LC couple, is included in C-L-C " π " the shape high-order network of the first pseudo-quarter-wave equiva lent impedance converter and is directly coupled to the electric capacity of phase compensation inductance and be coupled phase compensation inductance,
3rd LC couple, is included in L-C-L " π " the shape high-order network of first puppet four/three-wavelength equiva lent impedance converter and is directly coupled to the inductance of phase compensation electric capacity and be coupled phase compensation electric capacity,
4th LC couple, be included in C-L-C " π " the shape high-order network of the second pseudo-quarter-wave equiva lent impedance converter the electric capacity be directly coupled to for the circuit node merged, with in L-C-L " π " the shape high-order network of second puppet four/three-wavelength equiva lent impedance converter, be directly coupled to described inductance on the circuit node merged
5th LC couple, is included in C-L-C " π " the shape high-order network of the second pseudo-quarter-wave equiva lent impedance converter and is directly coupled to the electric capacity of phase compensation inductance and be coupled phase compensation inductance,
3rd LC couple, is included in L-C-L " π " the shape high-order network of second puppet four/three-wavelength equiva lent impedance converter and is directly coupled to the inductance of phase compensation electric capacity and be coupled phase compensation electric capacity.
17. methods according to claim 12, the exponent number of C-L-C " π " the shape high-order network in wherein said first pseudo-quarter-wave equiva lent impedance converter equals the exponent number of L-C-L " π " the shape high-order network in described first puppet four/three-wavelength equiva lent impedance converter and the exponent number sum of C-L-C " π " shape high-order network.
18. methods according to claim 12, the exponent number of C-L-C " π " the shape high-order network in wherein said second pseudo-quarter-wave equiva lent impedance converter equals the exponent number of L-C-L " π " the shape high-order network in described second puppet four/three-wavelength equiva lent impedance converter and the exponent number sum of C-L-C " π " shape high-order network.
19., according to claim 10 to the method for any one in 18, comprise further:
Adjust the disequilibrium between described first input branch and described second input branch, to create gain protuberance; And
Tuning described first input branch and described second input branch, swell to make described gain and appear at the identical frequency that to cave in intrinsic Doherty gain and sentence and cave in for compensating described gain.
20., according to claim 10 to the method for any one in 18, comprise further:
Adjust the disequilibrium between described first input branch and described second input branch, to create different input works point rate; And
The disequilibrium of tuning described first input branch and described second input branch, to make the Doherty peak efficiencies scope on power output rollback narrower or wider.
21., according to claim 10 to the method for any one in 18, comprise further:
Tuning described first output branch and described second output branch, to create different peak amplifier start-up points; And
Tuning described first output branch and described second output branch, to cause the change in the power output ability of described first amplifier and described second amplifier, thus cause the change in the final power output ability of described Doherty power amplifier circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310214813.6A CN104218897A (en) | 2013-05-31 | 2013-05-31 | Device and method for providing efficient and compact Doherty power amplifier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310214813.6A CN104218897A (en) | 2013-05-31 | 2013-05-31 | Device and method for providing efficient and compact Doherty power amplifier |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104218897A true CN104218897A (en) | 2014-12-17 |
Family
ID=52100097
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310214813.6A Pending CN104218897A (en) | 2013-05-31 | 2013-05-31 | Device and method for providing efficient and compact Doherty power amplifier |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104218897A (en) |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106537769A (en) * | 2014-05-13 | 2017-03-22 | 天工方案公司 | Systems and methods related to linear and efficient broadband power amplifiers |
| WO2017059769A1 (en) * | 2015-10-08 | 2017-04-13 | 大唐移动通信设备有限公司 | Doherty power amplifier circuit |
| CN106992758A (en) * | 2015-09-16 | 2017-07-28 | 安普林荷兰有限公司 | Power amplifier unit |
| CN107070426A (en) * | 2017-03-17 | 2017-08-18 | 中国科学院微电子研究所 | Amplifier and implementation method thereof |
| CN108023554A (en) * | 2016-11-04 | 2018-05-11 | 恩智浦美国有限公司 | Utilize the amplifier installation of rollback power optimization |
| CN110266275A (en) * | 2019-07-23 | 2019-09-20 | 杭州电子科技大学富阳电子信息研究院有限公司 | A kind of broadband Doherty power amplifier of continuous inverse F class and the mixing of J class |
| CN110266274A (en) * | 2018-03-12 | 2019-09-20 | 派赛公司 | Doherty amplifier with adjustable alpha factor |
| CN111010024A (en) * | 2019-12-17 | 2020-04-14 | 杭州中恒电气股份有限公司 | Telephone noise measurement voltage output control method, device, electronic equipment and medium |
| CN113422579A (en) * | 2021-07-07 | 2021-09-21 | 深圳昂瑞微电子技术有限公司 | Class J Doherty power amplifier |
| CN114070210A (en) * | 2022-01-18 | 2022-02-18 | 唯捷创芯(天津)电子技术股份有限公司 | High-bandwidth load modulation power amplifier and corresponding radio frequency front-end module |
| CN114567262A (en) * | 2022-01-25 | 2022-05-31 | 电子科技大学 | High-efficiency broadband radio frequency power amplifier |
| CN114614771A (en) * | 2022-01-25 | 2022-06-10 | 电子科技大学 | Ultra-wideband radio frequency power amplifier based on frequency continuous adjustment |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6020848A (en) * | 1998-01-27 | 2000-02-01 | The Boeing Company | Monolithic microwave integrated circuits for use in low-cost dual polarization phased-array antennas |
| CN101180792A (en) * | 2005-05-20 | 2008-05-14 | Nxp股份有限公司 | Integrated doherty type amplifier arrangement with high power efficiency |
| CN102113207A (en) * | 2008-07-09 | 2011-06-29 | 意法爱立信有限公司 | Doherty amplifier with input network optimized for MMIC |
-
2013
- 2013-05-31 CN CN201310214813.6A patent/CN104218897A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6020848A (en) * | 1998-01-27 | 2000-02-01 | The Boeing Company | Monolithic microwave integrated circuits for use in low-cost dual polarization phased-array antennas |
| CN101180792A (en) * | 2005-05-20 | 2008-05-14 | Nxp股份有限公司 | Integrated doherty type amplifier arrangement with high power efficiency |
| CN102113207A (en) * | 2008-07-09 | 2011-06-29 | 意法爱立信有限公司 | Doherty amplifier with input network optimized for MMIC |
Cited By (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106537769A (en) * | 2014-05-13 | 2017-03-22 | 天工方案公司 | Systems and methods related to linear and efficient broadband power amplifiers |
| CN106537769B (en) * | 2014-05-13 | 2021-10-15 | 天工方案公司 | Systems and methods relating to linear and efficient wideband power amplifiers |
| CN106992758A (en) * | 2015-09-16 | 2017-07-28 | 安普林荷兰有限公司 | Power amplifier unit |
| CN106992758B (en) * | 2015-09-16 | 2022-01-07 | 安普林荷兰有限公司 | Power amplifier unit |
| US10511265B2 (en) | 2015-10-08 | 2019-12-17 | Datang Mobile Communications Equipment Co., Ltd. | Doherty power amplifier circuit |
| WO2017059769A1 (en) * | 2015-10-08 | 2017-04-13 | 大唐移动通信设备有限公司 | Doherty power amplifier circuit |
| CN108023554A (en) * | 2016-11-04 | 2018-05-11 | 恩智浦美国有限公司 | Utilize the amplifier installation of rollback power optimization |
| CN108023554B (en) * | 2016-11-04 | 2023-04-18 | 恩智浦美国有限公司 | Amplifier arrangement with back-off power optimization |
| CN107070426B (en) * | 2017-03-17 | 2020-10-16 | 中国科学院微电子研究所 | Amplifier and implementation method thereof |
| CN107070426A (en) * | 2017-03-17 | 2017-08-18 | 中国科学院微电子研究所 | Amplifier and implementation method thereof |
| CN110266274A (en) * | 2018-03-12 | 2019-09-20 | 派赛公司 | Doherty amplifier with adjustable alpha factor |
| CN110266275A (en) * | 2019-07-23 | 2019-09-20 | 杭州电子科技大学富阳电子信息研究院有限公司 | A kind of broadband Doherty power amplifier of continuous inverse F class and the mixing of J class |
| CN110266275B (en) * | 2019-07-23 | 2024-05-14 | 杭州电子科技大学 | Broadband Doherty power amplifier with continuous inverse F-class and J-class mixing |
| CN111010024A (en) * | 2019-12-17 | 2020-04-14 | 杭州中恒电气股份有限公司 | Telephone noise measurement voltage output control method, device, electronic equipment and medium |
| CN113422579A (en) * | 2021-07-07 | 2021-09-21 | 深圳昂瑞微电子技术有限公司 | Class J Doherty power amplifier |
| CN114070210A (en) * | 2022-01-18 | 2022-02-18 | 唯捷创芯(天津)电子技术股份有限公司 | High-bandwidth load modulation power amplifier and corresponding radio frequency front-end module |
| WO2023138602A1 (en) * | 2022-01-18 | 2023-07-27 | 唯捷创芯（天津） 电子技术股份有限公司 | High-bandwidth load-modulation power amplifier and corresponding radio frequency front-end module |
| CN114567262A (en) * | 2022-01-25 | 2022-05-31 | 电子科技大学 | High-efficiency broadband radio frequency power amplifier |
| CN114614771A (en) * | 2022-01-25 | 2022-06-10 | 电子科技大学 | Ultra-wideband radio frequency power amplifier based on frequency continuous adjustment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104218897A (en) | Device and method for providing efficient and compact Doherty power amplifier | |
| CN101911486B (en) | Power amplifier filter for radio-frequency signals | |
| CN102142812B (en) | Doherty power amplifier | |
| US9748902B2 (en) | Phase correction in a Doherty power amplifier | |
| CN100542011C (en) | Integrated doherty type amplifier installation with high effect | |
| US6236272B1 (en) | Traveling wave power combiner and radio base station | |
| EP2579457B1 (en) | Power amplifier for mobile telecommunications | |
| US5790517A (en) | Power sharing system for high power RF amplifiers | |
| WO2017028563A1 (en) | Symmetry doherty power amplification circuit apparatus and power amplifier | |
| US20200304074A1 (en) | Asymmetric Doherty Amplifier Circuit with Shunt Reactances | |
| CN110855247B (en) | E-band multi-channel receiver with vector modulator | |
| WO2009131138A1 (en) | Amplifier | |
| CN107508560B (en) | Doherty power amplifier for enhancing bandwidth performance and implementation method thereof | |
| CN115001406A (en) | Double-frequency large-back-off Doherty power amplifier and design method thereof | |
| CN114915266A (en) | Radio frequency amplifying circuit and radio frequency front end module | |
| US7902937B2 (en) | Positive coefficient weighted quadrature modulation method and apparatus | |
| KR20230111251A (en) | Broadband Doherty power amplifier and its implementation method | |
| CN113381699B (en) | Concurrent dual-frequency high-efficiency Doherty power amplifier and design method thereof | |
| KR101960651B1 (en) | Envelope tracking power amplifier with low impedance supply feed | |
| CN115800936A (en) | Amplifying circuit, wireless communication module, and electronic device | |
| CN116015227A (en) | Parallel differential power amplifier | |
| CN217607779U (en) | Double-frequency large-back-off Doherty power amplifier | |
| CN117526863B (en) | Power amplifying circuit based on Doherty structure | |
| CN221448375U (en) | Power amplifier, chip and radio frequency front end module | |
| KR20200086462A (en) | 4-way power divider and combiner for phase array systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20160111 Address after: Espoo, Finland Applicant after: Technology Co., Ltd. of Nokia Address before: Espoo, Finland Applicant before: Nokia Oyj |
|
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20141217 |
|
| WD01 | Invention patent application deemed withdrawn after publication |