AU2007200660A1 - Computer Multi-Tasking via Virtual Threading - Google Patents
Computer Multi-Tasking via Virtual Threading Download PDFInfo
- Publication number
- AU2007200660A1 AU2007200660A1 AU2007200660A AU2007200660A AU2007200660A1 AU 2007200660 A1 AU2007200660 A1 AU 2007200660A1 AU 2007200660 A AU2007200660 A AU 2007200660A AU 2007200660 A AU2007200660 A AU 2007200660A AU 2007200660 A1 AU2007200660 A1 AU 2007200660A1
- Authority
- AU
- Australia
- Prior art keywords
- thread
- virtual
- threads
- list
- virtual threads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 55
- 238000012545 processing Methods 0.000 claims description 51
- 238000004891 communication Methods 0.000 claims description 17
- 230000004044 response Effects 0.000 claims description 15
- 238000012423 maintenance Methods 0.000 claims description 10
- 230000002093 peripheral effect Effects 0.000 claims description 9
- 238000012546 transfer Methods 0.000 claims description 5
- 238000012544 monitoring process Methods 0.000 claims description 4
- 235000008733 Citrus aurantifolia Nutrition 0.000 claims description 2
- 235000011941 Tilia x europaea Nutrition 0.000 claims description 2
- 239000004571 lime Substances 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 claims description 2
- 150000002500 ions Chemical class 0.000 claims 1
- 238000013459 approach Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 238000011835 investigation Methods 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- GVGLGOZIDCSQPN-PVHGPHFFSA-N Heroin Chemical compound O([C@H]1[C@H](C=C[C@H]23)OC(C)=O)C4=C5[C@@]12CCN(C)[C@@H]3CC5=CC=C4OC(C)=O GVGLGOZIDCSQPN-PVHGPHFFSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 229960002069 diamorphine Drugs 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000001404 mediated effect Effects 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 239000004175 ponceau 4R Substances 0.000 description 1
- 239000004576 sand Substances 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Multimedia (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Devices For Executing Special Programs (AREA)
Description
P/000 /0 Regulation 3.2
AUSTRALIA
Patents Act 1990 COMPLETE SPECIFICATION FOR A STANDARD PATENT:
ORIGINAL
Name of Applicant: Actual Inventor: Address for Service: Invention Title: TO BE COMPLETED BY APPLICANT Catharon Productions, Inc Matthew A Feinberg A.P.T. Patent and Trade Mark Attorneys PO Box 222, Mitcham, SA 5062 Computer Multi--Tasking via Virtua Threading The following statement is a full description of this invention, including the best method of performing it known to us:- 4 2 SCOMPUTER MULTI-TASKING VIA VIRTUAL THREADING BACKGROUND OF THE INVENTION The present invention relates to a method and an associated apparatus for performing multiple tasks simultaneously on a computer.
Most modem operating systems have native multi-tasking or multi-threading Scapabilities, that is, multi-threading capabilities built into tUre operating system. Notable o exceptions are versions of the Macintosh Operating System (MacOS) prior to OSX, C'l which possess little or no multi threading capabilities. Unfortunately, the multithreading capabilities provided differ depending on the operating system and hardware platform. Many platforms impose limits on the total number of threads that can exist simultaneously, and some platforms cannot multi-thread atlal.
In order to properly understand the problems introduced by threading in the software and their solutions, it is necessary to understand the general approach to multithreading and the specific approach used by most platform-native threading systems.
To perform multiple processing tasks at once, an obvious solution is to provide multiple sets of processing circuitry in the computer system. However, the typical desktop computer only has one processor, and even high-ehd workstations only have between one and four processors.
The software based solution is time slicing, that is, dividing the processor's time into a series of tiny slices, and devoting each slice in turn to a different task or thread.
Typically, each thread is allowed to run for between 3ms and 30ms depending on the operating system, at which time that thread is suspended and another thread is allowed to run. The operating system usually uses the processor's timer interrupt to periodically interrupt the currently executing thread and itivoke the operating system's thread scheduler, a piece of software that saves the current thread's state or execution context, selects a new thread to run, restores the new thread's saved execution context, and then allows the processor to resume normal execution, This process is known as a context switch.
o 3 SIn addition to occurring when a time slice expires, aicontext switch can also occur if the thread enters a wait state, a state in which the thread has nothing to do until a specific event occurs. When a thread enters such a state, the thread scheduler is invoked and a context switch occurs so that some other thread may use the remainder of the time slice.
o, A typical event that can cause a thread to enter a wait state occurs when the Cq thread attempts to access memory that has been paged to disk. The operating system o suspends the thread until the memory system has had a chance to page in the memory.
NSZ Other events causing a thread to enter a wait state are the thread's checking for user input and the thread's attempting to read from the disk. In the latter case, the operating system suspends the thread until the disk read completes, allowing other threads to perform processing tasks while the first thread waits for the data to be read from disk.
Yet another event that can induce a thread to enter a wait state occurs when the thread specifically yields the remainder of its time slice. This may happen if, for example, the thread has nothing more to do for a while.
Because context switches can occur with great frequency, it is critical for the context switch operating to be extremely fast. Many operating systems place limits on the number of threads that can exist in the system. Windowvs 95 has a maximum of about 150-200 threads before system becomes unstable, whereas BeOS has a maximum of 4096 threads per processor. Such a limitation in the number of threads is a result of an operating system pre-allocating, for performance reasons, a fixed-size chunk of memory for the thread table when the system boots.
Standard non-interpreted programming languages compile human-readable source code into machine-readable code, or machine language code directly readable by the processor.
An interpreted language, on the other hand, compiles human-readable source code into an interpreter-readable code, or bytecode. A software program called an interpreter, written in machine language, later reads the bytecode and instructs the processor to perform the appropriate operations.
S4 0 L A key advantage of an interpreted language is that the bytecode can be designed so that it is machine independent, allowing a program written in the language and -compiled into bytecode to run on any operating system and hardware platform that an interpreter has been written for.
When developing an interpreted language that must run identically on all o' platforms, relying on a platform's native multi-threading can be problematic at best.
SThe goal of a cross platform interpreted programming language is to make it o possible to develop a program in the language on one platform, and then run that o program unchanged on any other platform supported by the language. Java is one example of an attempt to create such a language.
Unfortunately, if such an application must multi-thread, use of native multithreading capabilities immediately limits the platforms on which the application can run.
The application program is immediately precluded from running on most versions of the MacOS (which has no threading ability), and depending on how many simultaneous threads of execution the application program requires, it may be precluded from running on Windows 95 (maximum of about 150-200 threads),BeOS (maximum of 4096 threads per processor), or other platforms.
SUMMARY OF THE INVENTION The present invention is intended to solve above-identified problems and provide a multi-tasking capability to computers having different platforms and different operating systems. In accordance with the invention, platform-independent means multi-threading is accomplished by means of an interpreter, the software program that interprets the instructions that make up an interpreted programming language. The interpreter implements multi--tasking by creating, maintain ng and processing in accordance with virtual threads. This solution eliminates tEe dependence on the platform-native threading capabilities and provides a reliable means of multi-threading cross-platform using an interpreted programming language.
,D In an typical interpreted programming language, every instruction in the 6- program must be read by the interpreter and passed to the processor. This means that an interpreted program will typically run more slowly than a machine language program.
Adding code to the interpreter to check a timer or counter at each machine code o 5 instruction, as done in conventional multi threading or time slicing, and perform a Scontext switch when necessary would severely impact the performance of an interpreted program.
SAccordingly, the present invention contemplates the performance of context 0" switches only between successive pseudocode instructions and not during execution of a pseudocode instruction. Thus, a computer using multi-taskng or multi-threading as disclosed herein repeatedly executes the equivalent of many machine language instructions without making a check of a timer or counter.
A method for operating a computer comprises, in accordance with the present invention, storing in a computer memory a plurality of pseidocode instructions, at least some of the pseudocode instructions comprising a plurality of machine code instructions, and, for each of a plurality of tasks or jobs to be performed by the computer, automatically creating a respective virtual thread of execution context data including a memory location of a next one of the pseudocode instructions to be executed in carrying out the respective task or job and the values of any local variables required for carrying out the respective task or job. A plurality of the tasks or jobs each entails execution of a respective one of the pseudocode instructions comprising a plurality of machine language instructions. The method further comprises processing each of the tasks or jobs in a respective series of time slices or processing slots under the control of the respective virtual thread, andj in every context switch between different virtual threads, undertaking such context switch only after completed execution of a currently executing one of the pseudocode iftstructions.
Instead of taking the conventional "Virtual Machin approach of mimicking the fine--grained machine language instructions (the approach tsed by Java), the virtual threading of the present invention uses an interpreted language with coarser instructions-that is, where each instruction accomplishes a nruch larger task.
O6 ,Z For example, in machine language (or an interpreted language that mimics machine language), drawing a box may consist of several hundred or thousand instructions, each instruction setting the colour of one of the pixels within the box.
With virtual threading, a single instruction is used to draw a box, and the S 5 interpreter handles the rest in machine language. This mealts that a checks for a o) potential context switch, made after every instruction, need only be performed once for Cl the entire box-drawing operating, rather than after every pixel, oC2 The result is that the interpreter can handle the multi-threading without a severe 0^i negative performance impact.
Pursuant to another feature of the present invention i each of the virtual threads is part of a respective linked list of virtual threads. Each of thbe virtual threads includes a pointer to a next virtual thread in the respective linked list. The computer method further comprises, for every context switch between different virtual threads, consulting the pointer of a currently executing virtual thread to deterrnine an identity of a next virtual thread to be executed.
A common problem encountered by a platform-native threading implementation is the limitation on the number of threads (both active and idle) that can exist in the system at once.
In Windows 95/98, for example, if the total number threads in all applications passes about 150-200, the system becomes severely unstable. Behaviour exhibited by test systems encountering this condition includes spontaneous reboots, random keyboard input, random mouse movement, memory corruption, and random application crashes.
One consequence of the coarser instruction set used by virtual threading is that context switch time is not as critical. This means that taking the extra time required to store threads in a linked list is acceptable, the result being that virtual threading allows a very large number of threads, limited only by the total merory available on the system.
The present invention contemplates that the virtual threads, which govern or intermediate the execution of tasks or jobs by the compute', are stored in a plurality of linked lists, including a list of idle virtual threads, a list of active virtual threads, and a JD list of queued virtual threads. The computer method furthei comprises periodically e moving at least one virtual thread from the list of queued virtual threads to the list of -active virtual threads. The moving of a virtual thread from the list of queued virtual threads to the list of active virtual threads generally includes setting a mutex to lock c 5 the list of queued virtual threads, subsequently modifying pointers in the moved a virtual thread, (ii) at least one virtual thread originally in the list of active virtual threads, and (iii) at least one virtual thread remaining in thq list of queued virtual 0 threads, and(c) thereafter resetting or releasing the mutex to enable access to the list of queued virtual threads.
Pursuant to another feature of the present invention: each of the virtual threads includes a mutex, while the computer method further comprises setting the mutex of a selected one of the virtual threads, subsequently modifying data in the selected virtual thread, and thereafter resetting or releasing the mutex to enable access to the selected virtual thread. The setting of the mutex of the selected thread, the modifying of the data, and the resetting or releasing of the mutex may be performed in response to a message from another one of the virtual threads. The modification of the data typically includes modifying a pointer of the selected virtual thread.
In accordance with a further feature of the present invention, each of the virtual threads is assignee) a message queue, the computer method further comprising entering a message in a message queue of a selected one of the virtual threads during execution of a task or job pursuant to another one of the virtual threads. These threads may correspond to respective tasks or jobs derived from different applications programs, whereby the entering of the message in the message queue of the selected one of the virtual threads implements data transfer between the different applications programs. In another application of inter-thread messaging, the selected thread and the other thread are proxy or interface threads on different computers. In that case, the entering of the message in the message queue includes transmitting the message over a communications link between the computers. The communications link may be a private computer network or, for instance, the global computer network known as the Internet.
S8 0 As implied above, the creating of the virtual threads the processing of the tasks or jobs in respective series of time slices or processing slot4, and the undertaking of context switches all include the operating of the computer under an interpreter program.
The invention also contemplates the running of a plurality of instances of the interpreter S 5 program on the computer, each instance corresponding to a native thread.
Each native thread creates a respective set of virtual threads of execution context C data, processes each of a plurality of tasks or jobs in a respective series of time slices or Sprocessing slots under the control of the respective virtual thread, and in every context Cl switch between different virtual threads, undertakes such context switch only after completed execution of a currently executing one of the pseudocode instructions.
The running of multiple native threads is preferably: limited to a small number of threads on a single processor, for instance, one or two threads. Where a processor has inherent multi-threading capability, this limitation frees other platform-based native threads for handling of other applications programs.
Because Virtual Threading allows an unlimited number of threads to be created, and because the threads have very low overhead, a program written in a language that uses Virtual Threading can take advantage of a unique programming approach.
This programming approach involves the use of a large number of threads-one for each user interface device on the screen. A button, for example, has its own thread.
A scroll bar has four-one for each of the buttons, one for the central bar, and one master thread. And threads are not limited to user interface devices-a server program, for example, could create one thread to service each client request, A typical application may have anywhere from a hundred threads to a few thousand threads, depending on the nature of the application. With multiple applications running on a system, this would quickly exceed the native-threading abilities of Windows 95 (150-200 threads), and would negatively impact performance even on platforms with larger or unlimited threading capabilities, Virtual Threading, on the other hand, is specifically desi g ned to deal with these problems, making it possible to run multiple applications with tens of thousands of threads without any performance problems.
to 9
C
This extensive use of threads greatly simplifies the creation of a complex L application because the user interface code does not need to keep track of hundreds of user interface devices-each thread runs a simple program th'at keeps track of the single user interface device for which that thread is responsible.
o This results in smaller programs that are simpler to .reate and easier to debug 'C and maintain.
Cj In accordance with another feature of the present invention, where a selected one C of the virtual threads is in an idle state in a linked list of idle threads), the computer method further comprises generating a message in response to an input from a source outside the computer, inserting the message in a message queue for the selected virtual thread, changing the selected thread from the idle state to an active state, thereafter accessing the message queue to obtain the message during a time slice or processing slot assigned to the selected thread. This process is that used to shift a virtual thread from inactive or idle status to active status pursuant to the occurrence of an event pertinent to the respective thread. That event may be generated by a source outside of the computer, for instance, by an operator actuating a keyboard key or by a communication from a remote computer.
Interpreter-mediated virtual threading in accordance with the present invention can prioritize among different tasks or jobs by any suitable: technique. Where each of the virtual threads includes a thread priority, the computer method further comprises automatically consulting the thread priorities in a plurality of the virtual threads to determine relative priorities and varying a sequence of threads in accordance with the determined relative priorities, In one prioritizing technique, a given thread having a priority which is a integral number greater than the priority of a second thread is accorded a number time slices or processing slots which isithat integral number greater than the number of time slices or processing slots accorded to the second thread.
The prioritizing of virtual threads (and concomitantiy their respective tasks) provides an opportunity also for distributing processing load among different native threads, where more than one native thread is used. A thread may be allotted the task of
N
4 redistributing virtual threads from native threads having more than an average priority fc of tasks to native threads having less than the average priority of threads.
Generally, the shifting of threads is restricted to active threads.
As discussed elsewhere herein, the tasks or jobs proessed in respective series of time slices or processing slots under the control of the respective virtual threads include controlling objects imaged on a computer display, each of the objects constituting a
C)
3 separate task or job assigned a respective one of the virtual threads.
o The processed tasks or jobs assigned to respective virtual threads by an Sinterpreter pursuant to the present invention further include monitoring the actuation of keys on a computer keyboard. Each of the keys constitutes a separate task or job assigned a respective one of the virtual threads.
Preferably, the time slots or processing slots are measured by counting consecutively executed pseudocode instructions. The computer method further comprises, for each of a plurality of the time slices or processing slots, terminating the respective time slot or processing slot upon counting a predetermined number of consecutively executed pseudocode instructions.
A multi-tasking computer comprises, in accordance: with a particular embodiment of the present invention, a memory, a display,Ian input peripheral, and at least one process or operatively connected to the memory, ihe display, and the input peripheral, the processor having a compiler for converting operator-entered source code instructions into bytecode or pseudocode instructions, the compiler being operatively linked to the memory for enabling the storage of the bytecode or pseudocode instructions therein. The processor also has an interpreter for executing the bytecode or pseudocode instructions. The memory stores a first linked list of idle virtual threads, a second linked list of active virtual threads, and a third linked list of queued or waiting virtual threads. Each of the threads including context or state data, a mutex and a pointer to a next thread in the respective list. The interpreter is operatively connected to the input peripheral for recognizing an event generated by the input peripheral and is operatively connected to the memory for shifting at least one of the idle virtual threads from the first linked list to the third linked list, for shifting queued or waiting 0 i
C|
virtual threads from the third linked list to the second linked list, for executing Sinstructions according to context and state data of different virtual threads in the second linked list in successive time slices or processing slots purstant to a predetermined priority schedule. The interpreter is operatively connected to the display in part for modifying an object on the display in response to instructions specified by a respective active virtual thread in the second linked list.
The memory may additionally store a fourth linked ist of native threads. In that o case, the interpreter is one of a plurality of instances of a common interpreter, each of q the instances of the common interpreter corresponding to ajrespective one of the native threads. Also, the second linked list is one of a plurality of linked active-thread lists, each of the native threads being linked by a respective pointer to a respective one of the linked active-thread lists, while the third linked list is one of a plurality of linked queued-thread lists, each of the native threads being linked by a respective pointer to a respective one of the linked queued-thread lists.
Pursuant to another particular feature of the present invention, the interpreter includes programmed circuitry for shifting a virtual thread from a first native thread having a heavier-than-average load to a second native thread having a lighter-than average load.
The list or table of idle virtual threads preferably includes a plurality of threads assigned to respective keys of a keyboard for processing actuations of the respective keys. The list or table of idle threads may additionally include a plurality of threads assigned to respective objects in a display image for processing changes in appearance of the respective objects.
Where the interpreter includes a context switch module and a instruction counter, the context switch module is operatively connected to the memory and the instruction counter for effectuating a context switch from a currently executing active thread of the second linked list to a next active thread in the second linked list upon execution of a predetermined number of bytecode or pseudocode instructions pursuant to the currently executing active thread.
o 12 Each of the virtual threads includes a memory location of a next instruction to r execute in the respective thread, values of any local variabpls for the respective thread, and an execution priority for the respective thread.
In accordance with further features of the present invention, the memory stores a plurality of message queues assigned to respective ones of he threads and also stores at least one proxy or interface thread having an execution co text for carrying out a communication with a remote computer via a communicati ons link. Where the o communications link is a computer network such as the Internet, the proxy or interface C, thread contains a memory address leading to a network profocol routine.
A multi-tasking computer comprises, in accordance; with another embodiment of the present invention, a memory storing state and context data of multiple threads or tasks and an interpreter for executing a series of bytecode instructions each consisting of a multiplicity of machine code steps, the interpreter being programmed to define a respective virtual thread for each task to be performed by the computer, to execute bytecode instructions of a respective current thread selected from among the virtual threads during each time slice of a series of consecutive time slices, and to execute a context switch from one of said virtual threads to another of the virtual threads only after execution of one of the bytecode instructions.
Various advantages provided by the present invention will be apparent from the descriptions thereof.
BRIEF DESCRIPTION OF THE DRAWINGS Fig. I is a block diagram of a computer system incorporating a virtual threading capability in accordance with the present invention.
Fig. 2 is a block diagram of selected components of a processor shown in Fig. 1, showing connections of those components to other elements of the system of Fig. 1.
Fig. 3 is a block diagram of selected components o an interpreter shown in Fig.
2.
Fig. 4 is a diagram of thread state data stored in memory, showing the linked list structure of the data.
O 13 D Figs. 5A and 5B are a flow chart showing selected (perations performed by the Sinterpreter of Fig.2.
Fig. 6 is a block diagram showing communication !etween two computers using the virtual threading of the present invention.
o° DEFINITIONS 0 C The term "multi-tasking" is used herein to refer to the performance of multiple Stasks simultaneously by a computer.
0 The term "pseudocode" as used herein refers to computer instructions compiled for execution by an interpreter. An interpreter is a program which serves to translate into machine language pseudocode programs and to perform the indicated operations as they are translated. "Pseudocode" is unrelated to the hardware of a particular computer and requires conversion to the code used by the computer before the program can be used. Many pseudocode instructions entail the execution of multiple machine language instructions. Pseudocode is sometimes referred to as "bytecode." The term "task" or "job" is used herein to denote any function performed by a computer. The tasks or jobs may vary in scale from a simple operation such as changing the contents of a processor register to large complex operations requiring the execution of many pseudocode instructions. Examples of tasks or jobs include the monitoring of user input peripherals such as keyboards and individual keys thereof, the generation and modification of objects on a monitor or display, such as menu buttons, windows, scroll bars, icons, and background patterns, communication with remote computers over a network or other communications link, applications programs such as a word processor, a spread sheet, a multimedia player, a calculator, etc. and (e) various components or functions of applications programs,: such as editing, printing, spell check, and other functions of a word processor.
The term "time slice" or "processing slot" is used herein to denote a segment of processor time. In conventional multi-tasking computers, all time slices are equal in duration, being measured by a time base or timer interrupt. Pursuant to the instant disclosure, time slices or processing slots are measured either by a timer as in O 14 -C conventional multi-tasking computers or by instruction counting. In the iatter alternative, the time slices or processing slots are not necessary all of equal duration.
As used heroin, the word "thread" refers to an execution context for implementing or carrying out a job or task by a computer, the execution context being o 5 used or followed in a series of time slices or processing slots. The term "virtual thread" o, as used herein refers to a thread which is created by, stored modified, processed, and 0 followed by an interpreter. The term "native thread" is used herein to designate a thread o built into the operating system of a particular computer. Where a computer operating system has multiple native threading capabilities, a plurality of native threads can be used, each such native thread running a respective instance of the interpreter.
The term "mutex" as used herein refers to a lockable object which can be set or locked by one thread at a time to prevent access by another' thread to a program, a virtual thread, a memory area, or other component of a computer system. A mutex is used by native threading implementations to synchronize access to data that is shared between threads. Use of mutexes is important because such use prevents conflicts between multiple threads attempting to modify the same data at the same time. A mutex is used to represent shared data; a thread must lock the mutex before attempting to access the data.
A "linked list" is a commonly used structure in the software industry where each entry in the list contains the memory address of the next entry in the list. This linking permits entries to be inserted in or deleted from the list withdout moving other entries in the list. A deletion of an item simply involves changing the item's predecessor so that the predecessor points to the address of the item's successor, thus freeing the memory used by the item.
The term "context switch" is used herein to designate a process wherein a currently executing thread is interrupted, that thread's state ior execution context is stored, a new thread is selected to run, the new thread's saved execution context is restored and followed in immediately subsequent compute{ operations.
1o DESCRIPTION OF THE PREFERRED EMBODIMENTS i As illustrated in Fig. 1, a computer system includes a processor 12, a keyboard -14, a display 16, and a memory 18. Processor 12 is connected to a remote computer via a computer network such as the Internet 22. As shown in Fig.2, processor 12 includes an interpreter 24 typically implemented as generic digital computer circuits o modified by programming to undertake multiple computer 'unctions, including the 0 interpretation of keyboard actuation and the control of disp ay 16 and particularly the $-1 o appearance of objects thereon in response to commands input by a user via keyboard 14 gi or in response to communications received from computer 20 over the Internet 22.
Processor 12 also includes a compiler 26 (which may be part of the interpreter 24) for converting human-originated source code into byteeode or pseudocode which is stored in memory 18.
As shown in Fig.3, interpreter 24 includes a code execution unit 28 operatively connected to memory 18 for reading the bytecode and performing operations in accordance with the bytecode. Interpreter 24 further includes an instruction counter connected to execution unit 28 for tracking the number of bytecode instructions processed in a current time slice or processing slot. Counter 30 is operatively connected to a context switch module 32 in turn connected to execution unit 28 for inducing a change in execution context of the interpreter 24 upon the counting of a predetermined number of byte-code instructions by unit 28. An execution switch can occur earlier, that is, prior to the completion of counting, under certain circumstances, for instance, if a wait state is entered.
In much of the following discussion, it is assumed that interpreter 24 is dealing only with compiled tytecode. In reality, compiler 26 (which may be a component of the interpreter, or a separate program) is necessary to translate humanly readable source code into bytecode. Compilers are standard in the software industry Basic, Pascal, Java, and many other languages must be comsipiled before they can be run) and techniques for writing computers are common knowledge for many programmers.
o 16 0 Accordingly, further discussion of compiler 26 is omitted from the instant disclosure.
-Interpreter24 implements multi-tasking through the creation and linking of virtual threads and the carrying out of tasks in respective series of time slices or S 5 processing slots in accordance with or under the control of the respective virtual threads.
It will be assumed hereinafter that interpreter 24 is a stack-based interpreter. In practice, C2l virtual threading will work with any type of interpreter, whether its stack-based or otherwise.
Consider the following bytecode, which draws a box between the coordinates x= 10, y=10 and x=20,y=20 on the screen of computer display 16: INSTRUCTION PARAMETER PUSH INTEGER PUSH INTEGER PUSH INTEGER PUSH INTEGER DRAW BOX In a stack-based language, the first four instructionsipush the values 10, 10,20 and 20 onto the stack. The DRAW BOX instruction removes the top four values from the stack and uses them as coordinates to draw a box, This bytecode instruction will be used as an example program in following discussions of interpreter 24 and virtual threading.
Virtual Threads A virtual thread is basically an execution context, nothing more. An execution context consists of the memory location of the next instiuction to execute in the thread, the values of any local variables for the thread, the call stack for the thread, the thread priority and other attributes, and aby other data that the programming language must store on a per-thread basis, sudh as error state data. The S17 Cl bytecode is not part of the thread several threads can be running the same bytecode simultaneously. The thread simply maintains a pointer to the next bytecode instruction in memory that it will execute.
A thread can be in one of four states: Idle Idle virtual threads are threads that temporarily have nothing to do. For o example, a thread that is waiting for user input, such as a key press, is idle, as is a thread that's waiting for a timer to expire. Idle threads are stored in a separate list from active Sthreads and do not take up any processor time.
N0 Queued: The virtual thread is ready to become attive and has been assigned to one of the native threads that is running an interpreter, bet the native thread is busy executing an instruction and cannot move the virtual thread into its active list until it finishes the instruction.
Active: The virtual thread is in the active list of 4 native thread, and is one of the virtual threads that receives time slices from the native thread.
Current :A current virtual thread is always also an active virtual thread. A current virtual thread is a virtual thread that is currently executing-that is, a native thread has given ita time slice and it is within that time slice.
Linked Thread Lists As illustrated in Fig. 4, interpreter 24 stores thread state and context data in memory 18 as a set of linked lists. There are two primary linked lists an idle thread table 34 and a native thread table 36. Pointers 38 and 40 tothe first entry of each of these lists 34 and 36 are stored in global variables in interpreter 24.
Idle thread table 34 stores a list of all the idle virtual threads 42 in the system.
These threads 42 remain in the idle table 34 until relpective events occur that cause the threads to be reactivated. Each entry or virtual thread 42 in the idle table 34 contains the thread's state and context data 44, a mutex 46 used to control access to the thread's state and context data, and a pointer 48 containing ihe memory address of the next entry in the list.
0 18 Native threat table 36 contains an entry for each natiVe thread 50 that is running San instance of interpreter 24 and that can accept virtual threads for execution. On platforms such as some versions of MacOS whehere ere is no native threading capability, there is only one entry in the native thread table p6. Each entry 50 in the S 5 native thread table 36 contains one mutex 52, a pointer 54 to a linked list 56 of active virtual threads 58, another pointer 60 to a linked list 62 of queed or waiting virtual 0] threads 64, and a further pointer 66 to the next entry in the hative thread list 36.
Linked lists 56 and 62 of virtual threads 58 and 64 use the same format as linked .l list 34 of idle virtual threads 42, while the individual active threads 58 and individual queued threads 64 have the same structure as idle threads 42. Each native thread periodically moves threads from the respective linked list 62 of queued virtual threads 64 to the respective linked list 56 of active virtual threads 58. A native thread 50 does not use its queued threads 64 while the native thread is exevuting instructions (via execution unit 28). so the respective linked list 62 may be locked and threads may be placed in the queue without having to lock the native thread's active list 56, thus improving performance on multi-processor systems.
Mutex 52 is used to synchronize access to the respedtive linked list 62 of queued virtual threads 64. A native thread 50 (either the owner or another native thread) must have a lock on the respective mutex 52 before access can be obtained to the respective queue 62. The rest of the thread structure shown in Fig. 4 does not require a mutex because the only thread with access capability is the respective native thread.
Interpreter24 spends most of its time (as does any interpreter) in a loop such as that shown in Figs. 5A and 5B. Within this loop, interpreter 24 performs a number of operations to support virtual threading.
OS Maintenance Tasks One of the tasks the interpreter 24 must perform periodically is operating system maintenance 70. The details of this task vary depending on the platform. Typically, only one native thread 50 needs to perform maintenance tasks 70, while other native threads simply execute bytecode instruction. On some platforms, i completely separate native r.- O 19
C|
Dthread can be used for maintenance, and all native threads J0 in the native thread table 36 can be dedicated to bytecode execution. On the other haid, platforms without native threading capability (that is cooperatively multi-tasking systems such as MacOS versions prior to OS X) must perform maintenance tasks periodically in order to allow other tasks on the system time to run.
o Typical tasks performed as part of operating system maintenance tasks q include performing one Iteration of the operating system's vent loop (such as calling GetNextEvento on MacOS platforms, or PeekMessage()oGtMessage()Translate SMessage()/DispatchMessage() on Windows platforms).
Event Processing After the performance of maintenance tasks 70, interpreter 24 and particularly instruction execution unit 28 thereof makes an inquiry 72 as to whether there are any virtual threads in the active thread list 56 of the native thread 50. Where there is at least one active thread 58 in active thread list 56, interpreter 24 undertakes an active check 74 for events. Where there are no active threads 58 in list 56, interpreter 24 waits for an event at 76, thus relinquishing processor time to other applications on the system.
When an event occurs, the event is encoded as a message and placed into a message queue for the appropriate virtual thread. Each virtual thread may be provided with its own message queue, if the relevant virtual thread is an idle thread 42, it must be reactivated, which involves finding a native thread 50 to which the idle thread is to be assigned as a queued or waiting thread 64.
As shown in Fig. 5A, if event check 74 results in a detected event, as ascertained by interpreter 24 at a decision junction 78, interpreter 24 identifies the recipient thread in a step 80 and then locks the recipient thread's message queue in a step 82. This lock is also undertaken by interpreter 24 upon receiving notification of an event in step 76.
Subsequently, interpreter 24 investigates at 84 whether the recipient thread is an idle thread. If the recipient thread is an idle thread 42, as determined by interpreter 24 in investigation 84, the global idle thread list 34 is locked (mytex not shown) in a step 86.
The recipient thread is then removed from the linked list 34 of idle threads 42 in a step o S88. This removal generally entails altering the pointer 48 of the virtual thread immediately preceding the recipient thread in the idle thread list 34 so that that pointer identifies the virtual thread immediately following the recipient thread in the idle thread list 34.
o 5 After the removal of the recipient thread from linked idle thread list 34 in step oS, 88, interpreter 24 locks that list 34 in a step 90. In a subseqent step 92, interpreter 24 scans or traverses linked list 36 of native threads 50 to find the native thread with the o lightest load. Native thread load can be calculated as the nu pber of virtual threads Sassigned to the native thread, although it's generally better to calculate the load more accurately by summing the priorities of all the native threads assigned to a physical thread (that is, all the native threads in the physical thread's active list and queue). The queue mutex 52 of the native thread 50 selected as having the lightest load is locked by interpreter 24 in a step 94. The recipient virtual thread just removed from idle thread list 34 is then added to the queued thread list 62 of the selected native thread 50 in a step 96 and the respective mutex 52 then unlocked in a step 98. Th? adding of the recipient virtual thread to queued thread list 56 entails the modification of two pointers, in the recipient thread and a thread immediately preceding the redipient thread in the queued thread list 56 upon insertion of the recipient thread therein.: If the recipient thread is not an inactive or idle thread 42, as determined by interpreter 24 in investigation 84, the interpreter commences a routine 100 for transferring a queued thread 64 from linked list 62 to the associated active thread list 56.
Routine 100 is, also undertaken by interpreter 24 upon transfer of a recipient thread from the idle thread list 34 to the queued thread list 56 of the least busy native thread In a first step 102 of routine 100, interpreter 24 locks the native thread's queue mutex 52. The interpreter 24 then checks at 104 whether the queued thread list 62 contains at least one virtual thread 64. If so, the first thread in the queue is removed from the queue in a step 106 and added to the respective active thread list 56 in a step 108. Again, this shifting of a virtual thread from one list tor another merely entails an alteration in three pointers, that of the moved thread and those of the immediately preceding threads in the two lists. After shifting of the thread, interpreter 24 decides at a r- C 21 v. junction 110 whether the newly transferred virtual thread is in a higher priority group fc than the currently executing thread. If so, a context switch is performed by interpreter 24 and particularly by module 32 (Fig. 3) in a step 112 so thlat the newly shifted thread becomes the currently executing thread. Queue mutex 52 is then unlocked in a step 114.
0 Tinier Processing Cl Timer processing is not included in the flow chart of Figs. 5A and 5B as timer o processing is not a critical part of virtual threading. An interpreted language will, Cl however, typically need to provide developers with a mean of setting timers.
The most efficient way to implement timers with virtual threading is to keep in memory 18 a global list of all timers. The list should be sorted so that the timers that will expire soonest appear at the beginning of the list, Each time the main interpreter loop (Figs. 5A and 5B) iterates, usually during event processing, interpreter 24 should check the first entry i in the timer list to see if that entry has expired (if it hasn't, no other timer has expired because the timers later in the list expire after the first one in the list. If the timer has expired, it should be removed from the list and an event should be generated. The event Will cause the appropriate virtual thread to be activated (if it's not already active), and :that thread will find the timer expiration event when the thread checks its queue.
If there are no virtual threads assigned to a native thread and the native thread consequently waits for events (step 76) instead of checking for events (step 74), the interpreter 24 must check timers before waiting for events, If there are any timers in the list, the interpreter must set an operating system timer so that the operating system generates an event to release the wait when the timer expires.
It is also important to note that different operating systems have different degrees of accuracy in their timers. If the remaining time on the first timer in the list is less than the accuracy of the operating system's timer, the interpreter 24 may not wait for messages but must instead check for messages so that time expiration event are generated with the requisite accuracy.
0 22 S.In.ter-Thread Mes.ages j Typically, virtual threads will need some means of communication so they can Sexchange data with each other.
Native threads in conventional multi-tasking computer systems usually share 2 5 data by placing the data in memory so that the data is accessible to all threads and then Slocking access to the memory to prevent multiple threads fr m accessing the data C simultaneously. The virtual threading described herein uses a different approach, which o is the exchange of messages between threads. A message consists of a message Cq identifier which uniquely identifies the type of message (for example, the string "mouse-move" could be a message identifier) and a block of data. The block of data may be of any format and may be any size (although enormous blocks several megabytes in size are not recommended for performance reasons ;a series of smaller messages are preferred in such cases).
A message can be generated in response to an external event received from the operating system (including user input events such as mouse movement, key presses, etc.) or in response to an instruction in a virtual thread's bytecode.
The event processing section of the flow chart of Fig. 5A shows how a message is added to a thread's message queue in response to an event. The same technique is used for adding a message to a thread's message queue in response to a bytecode instruction, with one exception In the case where a thread is placing a message in its own message queue, care must be taken to avoid locking portions of the thread's context that are already locked as part of the bytecode instruction execution; attempting to lock in both places may cause a deadlock depending on the platform's implementation of mutexes.
Movin Threads from Activity Oueue to Active List When a virtual thread is activated in response to a 1 essage or an event, the virtual thread is placed into the queued thread list 62 of the appropriate native thread rather than directly into that native thread's active thread liSt 56, This is done because the native thread's active list 56 should only be accessed bM the native thread itself so S23 0 that list 56 doesn't have to be locked, Avoiding the need to lock the native thread's i 3 active list 56 and only locking the queued thread list 62 improves performance because ithe native thread 50 may be busy executing an instruction, and the native thread that's performing the activation (which may be a different thread running asynchronously on a different processor) doesn't have to wait for the instruction ,execution to complete.
A native thread is therefore responsible for periodically moving threads from its C activity queue to its active list.
Context Switching Each native thread 50 stores a pointer pointeri 54) to the currently executing virtual thread, in the native thread's entry in the native thread list 36. A context switch merely involves changing this pointer to point to a different virtual thread 58 in the active thread list 56. The instruction execution code as carried out by instruction execution unit 28 (Fig. 3) uses the thread context in the virtual thread list entry at that pointer address, so no other action is necessary for a context switch. This means that a context switch operating is very fast, but execution of instructions tends to be slightly slower than usual because of the pointer indirection.
lread Priorities Each virtual thread 42. 58,64 has an assigned priority. If multiple threads are active at the same time, i. e. if active thread list 56 contaiis more than one thread 58, the thread with the higher priority will receive more processor time.
One of the key uses of thread priorities is to give precedence to threads that respond to user input. This precedence enables interpreter 24, for example, to modify an object on display 16 immediately upon the actuation of a key on keyboard 14 by an operator. Thus, the operator receives immediate feedback from the computer indicating that his or her instruction has been received and is being p)cessed. The user thus knows that keyboard 14 and processor 12 are working and have nt been frozen or otherwise disabled.
ro 24 0 For example, consider an application with a "Print" button shown as an object on display 16. The button, being a user input device, is assigned its own virtual thread 42, 58,64. The button's thread spends most of its time in the idlq thread list 34. When the user clicks on the button (a mouse click is a user input eveni), the thread is activated.
The thread must then re-draw the button so it looks pressed in", after which the thread sends a message to some other thread to notify that other thread that the button vC was pressed; the other thread will then do whatever is necessary, such as printing a Sdocument.
,I By having the button thread assigned a higher priority than the priorities of other tasks of the application, the user can be assured that when he or she clicks the button there will be an immediate visual response (the button is re drawn to look "pressed in") even if the system is busy handling other tasks.
A simple priority system, embodied in the flow chart of Figs. 5A and 5B, works by assigning each thread a numerical value for its priority. Typically, this value is between 0 and 100, with larger values indicating higher priorities, but any range of values can be used In this simple priority system, a given active thread 58 will not be allotted any processor time if there are any higher priority threads in the respective active thread list 56. Each native thread 50 in this system keeps track of the priority level of the highest priority virtual thread 58 in its active list 56 (this priority level can be called the highest active priority). When a native thread 50 performs a context switch and must select a new virtual thread 58 to become the current virtual thread, the native thread 50 always selects the next virtual thread in the list 56 that is at the highest active pririity, starting over from the beginning of the list when the native thread reaches the end of the list. Each native thread 50 also keeps track of the number of active virtual threads 58 at the highest active priority.
In this simple priority system, whenever a native thread 50 moves a virtual thread from the respective queued thread list 62 to the respective active thread list 56, if that virtual thread is of a higher priority than the highest active priority, the highest active priority is adjusted to the priority of the new thread, the count of threads at the highest active priority is set to 1, and a context switch is performed to make the new o 0 D thread the current virtual thread. If the new virtual thread has a priority equal to the highest active priority, the count of threads at the highest active priority is simply incremented.
Whenever an active virtual thread 58 terminates or becomes idle, the respective native thread 50 decrements the count of threads at the highest active priority level. If the count reaches zero, the native thread 50 scans its active ist 56 to determine the new Shighest active priority and the new count of threads at that priority, and performs a 0" Scontext switch to make the appropriate thread the new current virtual thread.
Cj Finally, if the priority level of an active virtual thread 58 increases and the new priority is higher than the current highest active priority, the highest priority must be by assigning each thread a numerical value for its priority. Typically, this value is between 0 and 100, with larger values indicating higher priorities, btit any range of values can be used., In this simple priority system, a given active thread 5:8 will not be allotted any processor time if there are any higher priority threads in the; respective active thread list 56.. Each native thread 50 in this system keeps track of the priority adjusted and that thread must become the new current thread, and similarly, if the priority level of an active virtual thread 58 decreases, if that virtual thread was previously at the highest priority level, the respective native thread 50 must scan its active list 56 to determine the new highest active priority and the new count of threads at that priority, and then performs a context switch to make the appropriate thread the new current virtual thread.
Priority levels can change as a result of instructions that are executed by the interpreter 24.
Advanced Thread Priorites A more advanced system can be used for thread pririties, but is not absolutely necessary for virtual threading to work. This more advanced system makes it possible for a thread 58 to get processor time even if a higher priority thread is active.
This is done by using priority groups.
o 26 0
CI
In a typical implementation, a thread's priority would be a value between-9999 Sand +9999, inclusive. A thread's priority group is equal to the thread's priority divided -by 100, discarding fractions, so for example: S 5 Priority Lowest Priority in Highest Priority in j Group Group Group 3 -399 -300 l -2 -299 -200 0 -1 -199 -100 0 -99 +99 1 100 199 2 200 299 3 300 399 The rules from the simple thread priority system described in the previous section are still used, but those rules apply instead to priority groups. Thus, a given active thread 58 will not receive any processor time if there: is an active thread in a higher priority group. Threads 58 within the same priority group, however, will receive processor time based on their priorities within the group. Thread priorities are relative.
Given two priorities P and Q, a thread of priority P vill receive one time slice for every time slices that a thread of priority Q receives. Therefore, a thread of priority N will get one time slice for every 4 time slices that a thread of priority N+3 gets.
For example, consider the following set of threads: Thread ID Thread Priority A B 120 C 121 D 122 E 124 r- i S27 o If all of these threads are active at once, thread A wlld not run because it is in a lower priority group than the other threads, The remaining threads will be allocated time slices as follows BCD EEE D EEEEE BC EEE EEE B EEE D EE C D EEE D EEE In other words, out of every 38 time slices, thread Bi will receive 2 time slices, C thread C will receive 4, thread D will receive 8, and thread 1E will receive 24.
a-- This time slice allotment is implemented by maintaining a skip counter 116 for CA each active virtual thread 58 (see Fig. Each counter 1 16|has an initial value of zero.
Whenever a context switch occurs and a new thread: 58 must be selected for execution, the selected thread will naturally be in the highet priority group. The selected thread may not, however, be the highest priority thread that's active; there may be another higher priority thread in the same priority group] Therefore, if H is the priority of the active thread 58 with the highest priority, and the P is the priority of the active thread that has been selected as the new current virtual thread for the context switch operation, and S is the value of the skip counter (initially zero) for the new current virtual thread, then if S2 then the context switch will happen normally.
Otherwise, the respective skip counter 116 is Incremnented, the thread is skipped, and a different active thread 58 is selected to be the current thread.
This procedure is illustrated in Fig. 5A. The interpreter 24 first makes a check 118 as to whether, in the respective list 56 of active virtual threads 58, there are any threads of the same priority group as the current thread. An; affirmative outcome leads the interpreter 24 to select the next thread in the current priority group in a step 120.
As discussed above, the interpreter 24 then determines, in a step 122, the priority H of the highest priority active virtual thread in the current priority group, the priority P of the selected thread, and the skip count S of the selected thread. At a subsequent decision junction 124, the interpreter 24 inquires whether tihe skip count S is greater than or equal to the difference between the priority H of the highest priority active virtual thread in the current priority group and the priority P of the selected thread. If the skip count S is greater than or equal to the difference H-P, the interpreter 24 resets the o 28 0
I
Sskip counter 116 of the selected thread back to zero in a step 126 and makes a context switch in a step 128. The selected thread has now become the currently executing thread. If the skip count S is less than the difference H-P, thp interpreter 24 increments the contents of the skip counter 116 of the selected thread it a step 130 and returns to step 120 to select another thread in the current priority group of the active thread list 56.
By basing everything on the relative priorities of thei threads 58 rather than the absolute priorities, the same number of skip operations will occur for a pair of threads Swith priorities 10 and 20 as for a pair of thread with priorities 510 and 520-in either case, the priority difference is 10, so the thread with the lower priority will receive one time slice for every ten time slices the higher priority thread receives.
Instruction Execuation During a time slice of an active virtual thread 58, the. interpreter 24, and more particularly instruction execution unit 28, of the native thread 50 to which that virtual thread has been assigned repeatedly reads (step 132) and executes (step 134) instructions from the virtual thread, as quickly as possible. After executing each instruction in step 134, the native thread 50 e. respective instance of the interpreter 24) makes a series of checks 136, 138, 140 to determine wlether the current virtual thread is becoming idle as a result of the instruction, whether the current thread is terminating as a result of the instruction that was just executed, or whether the virtual thread's time slice has expired. If any of these conditions is true, the native thread 50 or respective interpreter 24 stops executing instructions from that virtual thread until that thread becomes active or is assigned a new time slice.
A time slice or processing slot can be measured either using a timer or an instruction count, the latter being tracked by instruction counter 30 (Fig. In general, it is better to use an instruction count because the overhead at each instruction is much lower Checking if a time slice has expired consists merely of incrementing a counter variable, then testing if the counter variable has passed the maximum number of instructions for the lime slice. Comparison of the instruction count with a predetermined count maximum may be undertaken by context switch module 32 (Fig.
C 29
C'I
3).
Selecting the correct size for a time slice recognizes that longer time slices make more efficient use of the processor 12 (thereby getting the work done faster), but decrease the number of context switches that can happen within a given period of time, which can result inerratic performance for user interfaces. epending on the underlying o operating system and hardware platform, and the nature of the application, different sizes for time slices may make sense. Typically a value of between 20 and 200 o instructions per time slice works well. Making the time slice too small (I to 3 S instructions) severely impacts performance, and making the time slice too big (millions of instructions) essentially defeats the purpose of multi-threading, particularly for any kind of application with a graphical user interface.
If the native thread 50, i. the respective instance of interpreter 24, discovers at check 136 that the currently executing thread has become idle as a result of the last executed instruction thereof, that thread is removed from the respective active thread list 56 in a step 142. This removal requires adjustment in the pqinter of the active thread immediately preceding the removed thread in the active thread list 56. The queue mutex 52 of the respective native thread 50 is then locked, in a step 144, the newly idled thread is inserted in idle thread list 34 in a step 146, and the mutex 52 is unlocked in a step 148. The insertion of a thread into the idle thread list 34 entails the adjustment of pointers of the inserted thread and of the thread immediately preceding the inserted thread in the idle thread list 34.
If the native thread 50, i. e, the respective instance of interpreter 24, discovers at check 138 that the currently executing thread has terminated its task or job as a result of the last executed instruction, the thread is removed from active list 56 in a step 150.
Also, resources are freed which were being used by the terminated thread.
After the transfer of a thread from active list 56 to i le list 34 in steps 142,144, 146,148 or after the removal of a terminated thread from active list 56 in step 150, the interpreter 24 of the relevant native thread 50 investigates at 152 whether there are any threads left in the active list 56 in the same priority group as the current thread. If so, the interpreter 24 returns to perform maintenance tasks in step 70 (Fig. 5A). If not, the ClI ,C interpreter 24 or native thread 50 runs through the active list 56 in a step 154 to fi determine the priority of the highest priority thread in the list. In subsequent steps 156 and 158, the highest priority thread is made the current thread and the number of threads in the active list 56 at the highest priority level is counted. The interpreter 24 returns to o 5 perform maintenance tasks in step After having determined at checks 136 and 138 that the current thread has not become idle or terminated its task upon the execution of a lhst bytecode instruction, o interpreter 24 queries at a decision junction 160 whether the current thread's priority Cl group has changed as a result of the instruction that was just executed. If not, check 140 is undertaken. o determine whether the time slice has expired. If so, interpreter 24 questions at 162 whether the priority group of the current thread has increased or decreased. in the case of an increase, the thread number in the highest priority group is reset to unity in a step 164. In the case of a decrease, the coput of threads in the highest priority group is decremented in a step 166. The interpreter 24 investigates at a decision junction 168 whether there are any active threads left in the highest priority group. A negative outcome to this investigation leads the interpreter 24 to scan the active threads in a step 170 to determine a new highest priority group and to count the number of threads in that group. The interpreter 24 then undertakes a context switch in a step 172, with the highest priority active thread 58 becoming the current thread.
A positive outcome to investigation or decision junction 168 leads the interpreter 24 directly to context switch step 172 and from that sep to read and execute steps 132 and 134.
Thread Load Balancing As stated above, there may be multiple native threads 50, each executing instructions from a linked list 56 of active virtual threads 5. When a virtual thread becomes active and is assigned to a native thread 50, the system attempts to assign it to the native thread with the lightest load. This keeps the virtuil threads evenly balanced between the native threads.
o 31 0 As active threads terminate or become idle, they wilt not necessarily do so in an even fashion on a system with two native threads, each assigned ten virtual threads, it's quite possible for six virtual threads in one native thread to ~Il terminate or become idle, leaving two native threads, one with four virtual threads, and one with ten.
o 5 It is desirable to avoid unbalanced or uneven loads among native threads because such a circumstance does not make efficient use of the processors on a multiprocessor machine To solve this problem, virtual threading undertaken by Sinterpreter 24 uses a technique called thread balancing. The basic principle of thread Cq balancing is that the interpreter 24 should periodically check the set of running virtual threads 58 and redistribute them to maintain a balanced dis ibution of virtual threads among native threads 50. The thread balancing must be done carefully so as to avoid making native threads 50 stop to wait for locked data to become available.
Any native thread 50 may perform thread balancingi Each native thread maintains a counter (not shown), which the native thread increments every time the thread has completed execution of a complete set of time slices (that is, the native thread reached the end of its list 56 of active threads 58 and hal started again from the beginning). When this counter reaches a certain value which is selected to accord with the platform, the expected applications set and the preferences of the operator, the counter is reset to zero, and the native thread 50 attempts to perform thread balancing.
When it is time for a native thread 50 to perform thread balancing, it should skip the balancing operation if another native thread is already in the process of performing balancing. The coordination of thread balancing among several native threads 50 is accomplished through use of a global mutex (not illustrated). A native thread 50 must have a lock on this mutex in order to perform thread balancing. When a native thread accesses the global mutex and finds that it is locked, the native thread does not wait for the mutex to become unlocked but instead skips thread balancing.
Once a native thread 50 has a lock on the balancing mutex, the native thread must iterate over the native thread table 36 twice. Each nat ve thread 50 maintains a thread load value (described above; typically a sum of the riorities of all active threads). During the first pass through the native thread table 36, the thread 50 that's r-- S32 performing the balancing sums the load values of all the natve threads. This sum of all s the native thread loads is then divided by the number of natve threads 50 to derive an average load. During the second pass through the native thrvad list, if any native thread has a toad that's greater than the average load, that nativd thread's active list 56 is locked and virtual threads are removed from the active list, starting with low priority threads and moving towards high priority threads, until the native thread's 0 load is equal to or less than the average load.
Q3 These virtual threads are then assigned to native threads as if they had just become active, using the usual algorithm (determine the native thread with the lightest load, and assign the virtual thread to it).
Named Threads When an application executes an instruction that creates a new thread, the application typically receives a unique identifier for the thredad that was just created.
These identifiers are typically unique numerical codbs that are assigned dynamically as threads are created, and they can be used to specify target addresses when sending an inter-thread message.
Sometimes, however, it is desirable for one application to exchange messages with another application that's already running. In this case,: the dynamically-assigned numeric ID of the target thread is not available to the sending application.
It is therefore recommended that the interpreted language provide an instruction for assigning a name to a thread, or make such a: function part of the instruction that creates a new thread. A thread name is a string of text that can be used to uniquely identify a thread. Typically, an application developer will use some identifier that's unique to them (such as the serial number of their development package) combined with a descriptive name for the application (suchlas "Whiteboard") to make a unique thread name that they can use for that application.
When an application needs to send a message to another thread, it may do so either by the thread's dynamically assigned unique numeric ID, or by the thread's name, if a name has been assigned, rThread Messaees and Networking Inter-thread messages are a powerful means for comrnunication between o 5 components of an application, especially user interface components such as buttons and Sscrollbars, and with thread names they form a powerful mechanism for communication between applications running on the same computer.
Additionally, thread messages can form a powerful means of communicating CM between applications on different computers.. If this is implemented properly, it will be transparent to applications and application developers-whether a thread message is being sent to a named thread on the local computer, or a namred thread on a remote computer should not affect the nature of the instructions ne6ded to send the message.
This communication between applications on differe nt computers is accomplished by the use of proxy threads 174 and 176 (see fig. When a thread 178 on a local computer 180 needs to communicate with a thread 182 on a remote computer 184, the thread 178 on the local computer 180 must execute an instruction to connect to the remote thread 182. When the instruction is executed, a new local proxy thread 174 is created. That proxy thread 174 executes a code module that connects to the remote computer 184. The remote computer 184 receives the connection and creates its own proxy thread 176. The proxy threads 174 and 176 then communicate with each other over a network 186 using standard network protocols such as TCP/IP.
The local thread 178 that executed the original connection instruction now receives the ID of the local proxy thread 174. Local thread 178 can use that ID as if it were the ID of the remote target thread 182 that is, local thread 178 can use the ID of the local proxy thread 174 as the address for inter-thread messages that are targeted at the remote thread 182.
Whenever the local proxy thread 174 receives a message, it creates a representation of that message in a binary buffer (not showfi), and sends that buffer over the network 186 to the remote proxy thread 176 using the standard protocol. The remote r-- O 34 0
CI
proxy thread 176 then translates the binary buffer representation of the message back into a standard message and forwards the message to the ret ote thread 182.
The same system is used to transmit messages in the other direction-if the remote proxy thread 176 receives a message, that message is translated and sent over o 5 the network to the local proxy thread 174, which forwards it to the local thread 178.
o It is to be understood that processor modules disclosed herein may be hard wired c',I components or generic computer circuits modified by programming to perform the ho indicated functions. Thus, an interpreter may be realized by digital circuitry modified by software to compile user's source code into pseudocode, to create virtual threads for carrying out tasks or jobs, processing pseudocode instructions selected in accordance with a currently executing virtual thread, etc.
It is to be further understood that descriptions herein |of the interpreter 24 and its operations apply to any instance of the interpreter that is running, i. to different native threads Although the invention has been described in terms of particular embodiments and applications, one of ordinary skill in the art, in light of this teaching, can generate additional embodiments and modifications without departing from the spirit of or exceeding the scope of the claimed invention. Accordingly, it is to be understood that the drawings and descriptions herein are proffered by way Of example to facilitate comprehension of the invention and should not be construed to limit the scope thereof.
Claims (26)
- 2. The method defined in claim i wherein each 6f the virtual threads is part of a respective linked list of virtual threads, each of the virtual threads further including a pointer to a next virtual thread in the respective linked iit, further comprising, for every context switch between different virtual threads, consulti ng the pointer of a currently executing virtual thread to determine an identity of a next virtual thread to be executed. 3, The method defined in claim 2 wherein said tespective linked list is one of a plurality of linked lists of said virtual threads, one of said linked lists being a list of idle virtual threads, another of said linked lists being a list of active virtual threads, an additional one of said linked lists being a list of queued yirtual threads, further comprising periodically moving at least one virtual thread from said list of queued virtual threads to said list of active virtual threads. o 36 0 i^ 4. The method defined in claim 3 wherein the moving of a virtual thread from said list of queued virtual threads to said list of active virtual threads includes: setting a mutex to lock said list of queued virtual threads; 5 subsequently modifying pointers in the moved virtual thread, (ii) at least one virtual thread originally in said list of active virtual thread, and(iii) at least one virtual 0 thread remaining in said list of queued virtual threads; and o thereafter resetting or releasing the mutex to enable access to said list of C queued virtual threads. The method defined in claim I wherein each f said virtual threads additionally includes a mutex, further comprising: setting the mutex of a selected one of said virtual threads; subsequently modifying data in said selected one of said virtual threads; and thereafter resetting or releasing the mutex to enable access to said selected one of said virtual threads.
- 6. The method defined in claim 5 wherein the getting of said mu tex of said selected one of said virtual threads, the modifying of said data, and the resetting or releasing of said mutex of said selected one of said virtual threads are performed in response to a message from one other of said virtual threads.
- 7. The method defined in claim 5 wherein each of the virtual threads is part of a respective linked list of virtual threads, each of the virtual threads further including a pointer to a next virtual thread in the respective linked list, the modifying of said data including modifying a pointer of said selected one of said virtual threads.
- 8. The method defined in claim 1 wherein ea h of said virtual threads is assigned a message queue, further comprising enterin a message in a message queue of C 37 a selected one of said virtual threads during execution of a task or job pursuant to Sanother one of said virtual threads.
- 9. The method defined in claim 8 wherein said selected one of said virtual S 5 threads and said another one of said virtual threads corresp nd to respective tasks or o jobs derived from different applications programs, whereby the entering of said message C in the message queue of said selected one of said virtual threads implements data o transfer between said different applications programs.
- 10. The method defined in claim 8 wherein said selected one of said virtual threads and said another one of said virtual threads are proxy or interface threads on different computers, the entering of said message in said message queue including transmitting said message over a communications link between said computers.
- 11. The method defined in claim 1 wherein the creating of the virtual threads, the processing of said tasks or jobs in respective series of time slices or processing slots, and the undertaking of context switches all include the operating of the computer under an Interpreter program.
- 12. The method defined in claim 11, further comprising running a plurality of instances of said interpreter program on the computer, eadh instance corresponding to a native thread, each native thread: creating a respective set of virtual threads of execution context data; processing each of a plurality of tasks or jobs in a respective series of time slices or processing slots under the control of the respective virtual thread; and in every context switch between different virtual threads, undertaking such context switch only after completed execution of a currefitly executing one of said pseudocode instructions. o0 38 0 i c'] D 13. The method defined in claim 12, further comprising shifting a virtual thread Sfrom a first native thread having a heavier-than-average load to a second native thread having a lighter-than-average load.
- 14. The method defined in claim 13 wherein the siifting of a virtual thread includes: determining an average load over all the native thijeads by summing thread load o values for the native threads and dividing by the number of threads; and c-i for each of the native threads, comparing the respective thread load value with the average load to determine relative load. The method defined in claim I wherein said Virtual threads include a first proxy thread for communicating with a second proxy thread on another computer via a computer network link, the processing of a communicatio with said another computer including using standard network protocols under the control of said first proxy thread.
- 16. The method defined in claim 15 wherein each of said virtual threads, including said first proxy thread, is assigned a respective message queue, further comprising entering a message in a message queue of said first proxy thread to execute a data transfer to said another computer over said computer network link.
- 17. The method defined in claim I wherein a selected one of said virtual threads is in an idle state, further comprising: generating a message in response to an input from a source outside the computer; inserting said message in a message queue for said selected one of said virtual threads; changing said selected one of said virtual threads from said idle state to an active state; and O 39 C'.j ,a after the inserting of said message in said message queue and the changing of kr the state of said selected one of said virtual threads, accessing said message queue to obtain said message during a time slice or processing slot assigned to said selected one of said virtual threads. S1 8. The method defined in claim I wherein each of said virtual threads 0 additionally includes a thread priority, further comprising automatically consulting the o thread priorities in a plurality of said virtual threads to determine relative priorities and fj varying a sequence of threads in accordance with the deterinined relative priorities.
- 19. The method defined in claim I wherein the tasks or jobs processed in respective series of time slices or processing slots under the control of the respective virtual threads include: controlling objects imaged on a computer display, each of said objects constituting a separate task or job assigned a respective one of said virtual threads; and monitoring actuation of keys on a computer keyboard, each of said keys constituting a separate task or job assigned a respective one of said virtual threads. The method defined in claim I wherein said time slots or processing slots are measured by counting consecutively executed pseudocode instructions, further comprising, for each of a plurality of said time slices or processing slots, terminating the respective time slot or processing slot upon counting a predetermined number of consecutively executed pseudocode instructions.
- 21. A multi-tasking computer comprising: a memory; a display; an input peripheral; at least one processor operatively connected to said memory, said display, and said input peripheral, said processor having: 1--I C 0 cI ,D a compiler for converting operator-entered source cJde instructions into bytecode or pseudocode instructions, said compiler being operatively linked to said memory for enabling the storage of said bytecode or pseudocode instructions therein; and S 5 an interpreter for executing said bytecode or pseudgcode instructions, D said memory storing a first linked list of idle virtual threads, a second linked list of active virtual threads, and a third linked list of queuel or waiting virtual threads, k- each of said threads including context or state data, a mutet and a pointer to a next fg thread in the respective list, said interpreter being operatively connected to said input peripheral for recognizing an event generated by said input: peripheral, said interpreter being operatively connected to said memory for shifting at least one of said idle virtual threads from said first linked list to said third linked list, for shifting queued or waiting virtual threads from said third linked list to saidisecond linked list, for executing instructions according to context and state data Of different virtual threads in said second linked list in successive time slices or processing slots pursuant to a predetermined priority schedule, said interpreter being operatively connected to said display in part for modifying an object on said display in response to instructions specified by a respective active virtual thread in said secod linked list.
- 22. The computer defined in claim 21 wherein: said memory additionally stores a fourth linked list of native threads; said interpreter is one of a plurality of instances of a common interpreter, each of said instances of said common interpreter correspondig to a respective one of said native threads; said second linked list is one of a plurality of linked active-thread lists, each of said native threads being linked by a respective pointer to a respective one of said linked active-thread lists; and said third linked list is one of a plurality of linked queued-thread lists, each of said native threads being linked by a respective pointer to a respective one of said linked queued-thread lists. o0 41 CsI
- 23. The computer defined in claim 22 wherein said active threads each includes a mutex for enabling locking of the respective thread by on6 native thread to prevent access to the respective thread by other native threads. 0~
- 24. The method defined in claim 22 wherein said interpreter includes means shifting a virtual thread from a first native thread having a heavier-than-average load to oQ a second native thread having a lighter-than-average load. 25, The computer defined in claim 21 wherein said list of idle virtual threads includes a plurality of threads assigned to respective keys of a keyboard for processing actuations of the respective keys.
- 26. The computer defined in claim 21 wherein said list of idle threads includes a plurality of threads assigned to respective objects in a display image for processing changes in appearance of the respective objects.
- 27. The computer defined in claim 21 wherein said interpreter includes a context switch module and a instruction counter, said context switch module being operatively connected to said memory and said instruction counter for effectuating a context switch from a currently executing active thread of said second linked list to a next active thread in said second linked list upon execution of a predetermined number of bytecode or pseudocode instructions pursuant to said currently executing active thread.
- 28. The computer defined in claim 21 wherein each of said virtual threads includes a memory location of a next instruction to execute in the respective thread, values of any local variables for the respective thread, and an execution priority for the respective thread. r- O0 42 '29. The computer defined in claim 21 wherein saidjmerory stores a plurality of message queues assigned to respective ones of said threads. The computer defined in claim 21 wherein said memory stores at least one proxy or interface thread having an execution context for corrying out a communication with a remote computer via a communications link, said proxy or interface thread containing a memory address leading to a network protoc4 routine. 0Q 31. In a computer having an interpreter for executing a series of bytecode instructions each consisting of a multiplicity of machine code steps, a multitasking method comprising: for each task of a plurality of tasks to be performed by the computer, using the interpreter to define a respective virtual thread; during each lime slice of a series of consecutive tlme slices, executing bytecode instructions of a respective current thread selected from among the virtual threads; and executing a context switch from one of said virtual threads to another of said virtual threads only after execution of one of said bytecode instructions.
- 32. The method defined in claim 31 wherein each of said virtual threads is part of a respective linked list of virtual threads, each of the virtual threads further including a pointer to a next virtual thread in the respective linked list, further comprising, for every context switch between different virtual threads, consulting the pointer of a currently executing virtual thread to determine an identity of a next virtual thread to be executed.
- 33. The method defined in claim 32 wherein said respective linked list is one of a plurality of linked lists of said virtual threads, one of s id linked lists being a list of idle virtual threads, another of said linked lists being a lijst of active virtual threads, an additional one of said linked lists being a list of queued virtual threads, further r-- o 43 CI D comprising periodically moving at least one virtual thread from said list of queued virtual threads to said list of active virtual threads.
- 34. The method defined in claim 33 wherein the moving of a virtual thread from said list of queued virtual threads to said list of active 'irtual threads includes: o setting a mutex to lock said list of queued virtual threads; Cl subsequently modifying pointers in the moved rirtual thread, (ii) at least one o- virtual thread originally in said list of active virtual threads, and (iii) at least one virtual 0q thread remaining in said list of queued virtual threads; and thereafter resetting or releasing the mutex to enablf access to said list of queued virtual threads. The method defined in claim 31 wherein each of said virtual threads additionally includes a mutex, further comprising: setting the mutex of a selected one of said virtual threads; subsequent modifying data in said selected one of said virtual threads; and thereafter resetting or releasing the mutex to enable access to said selected one of said virtual threads.
- 36. The method defined in claim 35 wherein the setting of said mutex of said selected one of said virtual threads, the modifying of said data, and the resetting or releasing of said mutex of said selected one of said virtual threads are performed in response to a message from one other of said virtual threads.
- 37. The method defined in claim 31 wherein each of said virtual threads is assigned a message queue, further comprising entering a message in a message queue of a selected one of said virtual threads during execution of a task or job pursuant to another one of said virtual threads, T-- o 44 X) 38. The method defined in claim 31 wherein said virtual threads include a first proxy thread for communicating with a second proxy thread on another computer via a communications link, further comprising processing bytecode instructions according to said first proxy thread for sending a message to said second proxy thread over said o 5 communications link,
- 39. The method defined in claim 31 wherein each of said virtual threads o additionally includes a thread priority, further comprising automatically consulting the CI thread priorities in a plurality of said virtual threads to determine relative priorities and varying a sequence of threads in accordance with the determined relative priorities, The method defined in claim 31 wherein saidi time slots or processing slots are measured by counting consecutively executed pseudocode instructions, further comprising, for each of a plurality of said time slices or processing slots, terminating the respective time slot or processing slot upon counting a predetermined number of consecutively executed pseudocode instructions.
- 41. A multi-tasking computer comprising: a memory storing state and context data of multiple threads or tasks; an interpreter for executing a series of bytecodej instructions each consisting of a multiplicity of machine code steps, the interpreter being programmed: to define a respective virtual thread for each task to be performed by the computer; to execute bytecode instructions of a respective current thread selected from among the virtual threads during each time slice of a seiies of consecutive time slices; and to execute a context switch from one of said virtual threads to another of said virtual threads only after execution of one of said bytecode instructions. o _C 42. The computer defined in claim 41 wherein each of said virtual threads is Spart of a respective linked list of virtual threads, each of theivirtual threads further -including a pointer to a next virtual thread in the respective Ilinked list, said interpreter being further programmed to consult, for every context switch between different virtual S 5 threads, the pointer of a currently executing virtual thread to determine an identity of a Snext virtual thread to be executed. Cl o 43. The computer defined in claim 42 wherein said respective linked list is one of a plurality of linked lists of said virtual threads, one of iaid linked lists being a list of idle virtual threads, another of said linked lists being a list of active virtual threads, an additional one of said linked lists being a list of queued virtual threads, said interpreter being further programmed to periodically move at least ote virtual thread from said list of queued virtual threads to said list of active virtual threads. 44, A computer method comprising: running a timer of a computer to generate a series of time slices or processing slots; compiling input user source code into byte-or pseudocode instructions each corresponding to a multiplicity of machine code instruc ions; operating an interpreter of said computer to assign computing tasks to respective virtual threads, the assigning of said computing tasks to said virtual threads including identifying and storing state and context data for each of said computing tasks; in each of said time slices, additionally operating said interpreter to execute selected ones of said byte-or pseudocode instructions fursuant to the state and context data of a current one of said virtual threads; after the execution of each successive one of the selected byte-or pseudocode instructions and only after such execution, further operating said interpreter to check whether a predetermined interval has elapsed since a {ommencement of execution of instructions pursuant to said current one of said virtual threads; and S'- CD 46 C) upon a determination of elapsing of said predetermined interval, operating said interpreter to perform a context switch, The method set forth in claim 44 wherein the tasks assigned to respective o 5 ones of said virtual program threads include controlling objects appearing in an o image on a display screen, monitoring operator input, (c executing routines of Cj applications programs, running computer maintenance routines, carrying out Scommunications with remote computers via a computer network, and calculating Cl local variables. Dated this 19th day of February 2007 Catharon Productions, Inc By their Patent Attorneys A.P.T. Patent and Trade Mark Attorneys
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2007200660A AU2007200660B2 (en) | 2000-11-24 | 2007-02-19 | Computer Multi-Tasking via Virtual Threading |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/721,695 | 2000-11-24 | ||
US09/721,695 US7234139B1 (en) | 2000-11-24 | 2000-11-24 | Computer multi-tasking via virtual threading using an interpreter |
PCT/US2001/051441 WO2003007105A2 (en) | 2000-11-24 | 2001-10-26 | Computer multi-tasking via virtual threading |
AU2001297946A AU2001297946B2 (en) | 2000-11-24 | 2001-10-26 | Computer multi-tasking via virtual threading |
AU2007200660A AU2007200660B2 (en) | 2000-11-24 | 2007-02-19 | Computer Multi-Tasking via Virtual Threading |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2001297946A Division AU2001297946B2 (en) | 2000-11-24 | 2001-10-26 | Computer multi-tasking via virtual threading |
Publications (2)
Publication Number | Publication Date |
---|---|
AU2007200660A1 true AU2007200660A1 (en) | 2007-03-08 |
AU2007200660B2 AU2007200660B2 (en) | 2008-12-18 |
Family
ID=37853452
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2007200660A Ceased AU2007200660B2 (en) | 2000-11-24 | 2007-02-19 | Computer Multi-Tasking via Virtual Threading |
Country Status (1)
Country | Link |
---|---|
AU (1) | AU2007200660B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111724262A (en) * | 2020-06-24 | 2020-09-29 | 上海金仕达软件科技有限公司 | Follow-up packet query system of application server and working method thereof |
EP3818440A4 (en) * | 2018-07-02 | 2021-08-18 | Drivenets Ltd. | A system implementing multi-threaded applications |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6141732A (en) * | 1998-03-24 | 2000-10-31 | Novell, Inc. | Burst-loading of instructions into processor cache by execution of linked jump instructions embedded in cache line size blocks |
-
2007
- 2007-02-19 AU AU2007200660A patent/AU2007200660B2/en not_active Ceased
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3818440A4 (en) * | 2018-07-02 | 2021-08-18 | Drivenets Ltd. | A system implementing multi-threaded applications |
US11809219B2 (en) | 2018-07-02 | 2023-11-07 | Drivenets Ltd. | System implementing multi-threaded applications |
IL279479B1 (en) * | 2018-07-02 | 2024-05-01 | Drivenets Ltd | A system implementing multi-threaded applications |
IL279479B2 (en) * | 2018-07-02 | 2024-09-01 | Drivenets Ltd | A system implementing multi-threaded applications |
CN111724262A (en) * | 2020-06-24 | 2020-09-29 | 上海金仕达软件科技有限公司 | Follow-up packet query system of application server and working method thereof |
CN111724262B (en) * | 2020-06-24 | 2024-03-22 | 上海金仕达软件科技股份有限公司 | Subsequent package query system of application server and working method thereof |
Also Published As
Publication number | Publication date |
---|---|
AU2007200660B2 (en) | 2008-12-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2001297946B2 (en) | Computer multi-tasking via virtual threading | |
AU2001297946A1 (en) | Computer multi-tasking via virtual threading | |
RU2003118641A (en) | IMPLEMENTATION OF COMPUTER MULTI-TASK THROUGH VIRTUAL FLOW ORGANIZATION | |
US8006247B2 (en) | Multi-tasking real-time operating system for microprocessors with limited memory | |
US6691146B1 (en) | Logical partition manager and method | |
US5333319A (en) | Virtual storage data processor with enhanced dispatching priority allocation of CPU resources | |
US6560626B1 (en) | Thread interruption with minimal resource usage using an asynchronous procedure call | |
US5748959A (en) | Method of conducting asynchronous distributed collective operations | |
US20050132368A1 (en) | Using a virtual machine instance as the basic unit of user execution in a server environment | |
KR100221374B1 (en) | Method and system for managing events | |
JP2005536791A (en) | Dynamic multilevel task management method and apparatus | |
US5630074A (en) | Inter-program communication and scheduling method for personal computers | |
CN1277387A (en) | Method and equipment for monitoring and treating related linear program event in data processing system | |
JPH03147151A (en) | File server sharing graftable resource using common routine | |
JP5030647B2 (en) | Method for loading a program in a computer system including a plurality of processing nodes, a computer readable medium containing the program, and a parallel computer system | |
US7703103B2 (en) | Serving concurrent TCP/IP connections of multiple virtual internet users with a single thread | |
US7007004B2 (en) | Concurrent operation of a state machine family | |
AU2007200660B2 (en) | Computer Multi-Tasking via Virtual Threading | |
CN112346835B (en) | Scheduling processing method and system based on coroutine | |
CN101004693A (en) | Input/output control apparatus, input/output control system, and input/output control method | |
US11520597B2 (en) | Operating system architecture for microkernel generations support | |
US11809219B2 (en) | System implementing multi-threaded applications | |
EP0664509A1 (en) | Method and apparatus for passing control from a first process to a second process | |
Gupta | Operating Systems for Personal Computers | |
CN117762587A (en) | Task scheduling method, device, terminal equipment and storage medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FGA | Letters patent sealed or granted (standard patent) | ||
MK14 | Patent ceased section 143(a) (annual fees not paid) or expired |