ATE97258T1 - Verfahren zum herstellen einer integrierten schaltung mit mos-transistoren mittlerer spannung. - Google Patents
Verfahren zum herstellen einer integrierten schaltung mit mos-transistoren mittlerer spannung.Info
- Publication number
- ATE97258T1 ATE97258T1 AT88420417T AT88420417T ATE97258T1 AT E97258 T1 ATE97258 T1 AT E97258T1 AT 88420417 T AT88420417 T AT 88420417T AT 88420417 T AT88420417 T AT 88420417T AT E97258 T1 ATE97258 T1 AT E97258T1
- Authority
- AT
- Austria
- Prior art keywords
- making
- integrated circuit
- mos transistors
- medium voltage
- voltage mos
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000002513 implantation Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
Classifications
-
- H01L29/78—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- High Energy & Nuclear Physics (AREA)
- Power Engineering (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8717782A FR2624653B1 (fr) | 1987-12-14 | 1987-12-14 | Procede de fabrication d'un circuit integre comprenant des transistors mos moyenne tension |
EP88420417A EP0321366B1 (de) | 1987-12-14 | 1988-12-14 | Verfahren zum Herstellen einer integrierten Schaltung mit MOS-Transistoren mittlerer Spannung |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE97258T1 true ATE97258T1 (de) | 1993-11-15 |
Family
ID=9358075
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT88420417T ATE97258T1 (de) | 1987-12-14 | 1988-12-14 | Verfahren zum herstellen einer integrierten schaltung mit mos-transistoren mittlerer spannung. |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0321366B1 (de) |
JP (1) | JPH022171A (de) |
KR (1) | KR890011114A (de) |
AT (1) | ATE97258T1 (de) |
DE (1) | DE3885587T2 (de) |
FR (1) | FR2624653B1 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3924062C2 (de) * | 1989-07-21 | 1993-11-25 | Eurosil Electronic Gmbh | EEPROM-Halbleitereinrichtung mit Isolierzonen für Niedervolt-Logikelemente |
JP3141446B2 (ja) * | 1991-10-08 | 2001-03-05 | 日本電気株式会社 | 半導体装置の製造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2123605A (en) * | 1982-06-22 | 1984-02-01 | Standard Microsyst Smc | MOS integrated circuit structure and method for its fabrication |
US4577394A (en) * | 1984-10-01 | 1986-03-25 | National Semiconductor Corporation | Reduction of field oxide encroachment in MOS fabrication |
-
1987
- 1987-12-14 FR FR8717782A patent/FR2624653B1/fr not_active Expired - Lifetime
-
1988
- 1988-12-05 KR KR1019880016176A patent/KR890011114A/ko not_active Application Discontinuation
- 1988-12-13 JP JP63314830A patent/JPH022171A/ja active Pending
- 1988-12-14 EP EP88420417A patent/EP0321366B1/de not_active Expired - Lifetime
- 1988-12-14 DE DE3885587T patent/DE3885587T2/de not_active Expired - Fee Related
- 1988-12-14 AT AT88420417T patent/ATE97258T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR890011114A (ko) | 1989-08-12 |
FR2624653A1 (fr) | 1989-06-16 |
EP0321366B1 (de) | 1993-11-10 |
FR2624653B1 (fr) | 1991-10-11 |
JPH022171A (ja) | 1990-01-08 |
EP0321366A1 (de) | 1989-06-21 |
DE3885587T2 (de) | 1994-06-16 |
DE3885587D1 (de) | 1993-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69012611D1 (de) | Verfahren zum Herstellen bipolarer vertikaler Transistoren und von Hochspannungs-CMOS-Transistoren in einer einzigen integrierten Schaltung. | |
DE3888937D1 (de) | Verfahren zum Herstellen von integrierten Schaltungen mit FET. | |
DE3379364D1 (en) | Bipolar transistor integrated circuit and method for manufacturing | |
DE3271346D1 (en) | Method of making integrated bipolar transistors of very small dimensions | |
DE3576900D1 (de) | Verfahren zum herstellen von gedruckten schaltungen. | |
DE3381215D1 (de) | Integrierte halbleiterschaltungen und verfahren zur herstellung. | |
DE3682021D1 (de) | Polysilizium-mos-transistor und verfahren zu seiner herstellung. | |
DE3277342D1 (en) | Method of forming self-aligned field effect transistors in integrated circuit structures | |
DE3881004D1 (de) | Verfahren zum herstellen von integrierten cmos-anordnungen mit verringerten gate-laengen. | |
ATE101753T1 (de) | Verfahren zum betrieb einer mos-struktur und mos- struktur dafuer. | |
DE3850624D1 (de) | Verfahren zum Herstellen von Halbleiterkontakten. | |
DE69107101D1 (de) | Verfahren zum Herstellen eines Oxydfilms. | |
FI853625A0 (fi) | Tetralinderivat, deras framstaellning och anvaendning. | |
DE3782972D1 (de) | Ic-karte und verfahren zur herstellung derselben. | |
AT387585B (de) | Verfahren zum herstellen von als m-4 und m-4' bekannten 3-hydroxy-ml-236b-derivaten | |
DE3685124D1 (de) | Integriertes halbleiterschaltungsbauelement und verfahren zu seiner herstellung. | |
IT1213120B (it) | Processo per la fabbricazione di transistori mos complementari a basse tensioni di soglia in circuiti integrati ad alta densita' e struttura da esso risultante. | |
DE3575241D1 (de) | Halbleiteranordnung und verfahren zum herstellen derselben. | |
DE69029942D1 (de) | Verfahren zur Herstellung von MOS-Leistungstransistoren mit vertikalem Strom | |
IT1210872B (it) | Processo per la fabbricazione di transistori mos complementari in circuiti integrati ad alta densita' per tensioni elevate. | |
DE3886062D1 (de) | Verfahren zum Herstellen integrierter Strukturen aus bipolaren und CMOS-Transistoren. | |
DE3578266D1 (de) | Verfahren zum herstellen von halbleiteranordnungen und dadurch hergestellte anordnungen. | |
PL264565A1 (en) | Method of obtaining 6,7-substituted 1-cyclopropylo-1,4-dihydro-4-oxo-1,8-naphtirydino-3-carboxylic acids | |
DE3578270D1 (de) | Feldeffekt-transistor-anordnung und verfahren zu deren herstellung. | |
EP0231811A3 (en) | Method for manufacturing integrated electronic devices, in particular high voltage p-channel mos transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |