[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

ATE403903T1 - Kontext-scheduling - Google Patents

Kontext-scheduling

Info

Publication number
ATE403903T1
ATE403903T1 AT02797114T AT02797114T ATE403903T1 AT E403903 T1 ATE403903 T1 AT E403903T1 AT 02797114 T AT02797114 T AT 02797114T AT 02797114 T AT02797114 T AT 02797114T AT E403903 T1 ATE403903 T1 AT E403903T1
Authority
AT
Austria
Prior art keywords
instruction
condition signals
logic
sampled
scheduling
Prior art date
Application number
AT02797114T
Other languages
English (en)
Inventor
John Wishneusky
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE403903T1 publication Critical patent/ATE403903T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Advance Control (AREA)
  • Programmable Controllers (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Meat, Egg Or Seafood Products (AREA)
  • Electrotherapy Devices (AREA)
  • Executing Machine-Instructions (AREA)
AT02797114T 2001-11-19 2002-11-13 Kontext-scheduling ATE403903T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/989,482 US6901507B2 (en) 2001-11-19 2001-11-19 Context scheduling

Publications (1)

Publication Number Publication Date
ATE403903T1 true ATE403903T1 (de) 2008-08-15

Family

ID=25535148

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02797114T ATE403903T1 (de) 2001-11-19 2002-11-13 Kontext-scheduling

Country Status (8)

Country Link
US (2) US6901507B2 (de)
EP (1) EP1449071B1 (de)
AT (1) ATE403903T1 (de)
AU (1) AU2002361634A1 (de)
CA (1) CA2465015C (de)
DE (1) DE60228116D1 (de)
TW (1) TWI248019B (de)
WO (1) WO2003044658A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6047284A (en) 1997-05-14 2000-04-04 Portal Software, Inc. Method and apparatus for object oriented storage and retrieval of data from a relational database
US8099393B2 (en) * 2002-03-22 2012-01-17 Oracle International Corporation Transaction in memory object store
US20040034759A1 (en) * 2002-08-16 2004-02-19 Lexra, Inc. Multi-threaded pipeline with context issue rules
DE102004059972B4 (de) * 2004-12-13 2010-07-01 Infineon Technologies Ag Thread-Scheduling-Verfahren, und Thread-List-Scheduler-Vorrichtung
US7713330B2 (en) * 2004-12-22 2010-05-11 Oreck Holdings, Llc Tower ionizer air cleaner
US7631132B1 (en) * 2004-12-27 2009-12-08 Unisys Corporation Method and apparatus for prioritized transaction queuing
US8223935B2 (en) 2005-04-30 2012-07-17 Oracle International Corporation Revenue management systems and methods
US8116326B2 (en) 2005-06-28 2012-02-14 Oracle International Corporation Revenue management system and method
JP2009504030A (ja) 2005-07-28 2009-01-29 オラクル・インターナショナル・コーポレイション 収益管理システムおよび方法
US8223777B2 (en) 2005-11-15 2012-07-17 Oracle International Corporation Gateway for achieving low latency and high availability in a real time event processing system
TW200945205A (en) * 2008-04-18 2009-11-01 Inventec Corp A divided disk command processing system and method thereof
US8561072B2 (en) * 2008-05-16 2013-10-15 Microsoft Corporation Scheduling collections in a scheduler
CN103761073A (zh) * 2014-01-08 2014-04-30 东南大学 一种面向ARMv7的基于推测的指令动态调度方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4975828A (en) 1987-08-05 1990-12-04 Cirrus Logic, Inc. Multi-channel data communications controller
US6728959B1 (en) * 1995-08-08 2004-04-27 Novell, Inc. Method and apparatus for strong affinity multiprocessor scheduling
US6073159A (en) * 1996-12-31 2000-06-06 Compaq Computer Corporation Thread properties attribute vector based thread selection in multithreading processor
US6092180A (en) 1997-11-26 2000-07-18 Digital Equipment Corporation Method for measuring latencies by randomly selected sampling of the instructions while the instruction are executed
EP0942366A2 (de) 1998-03-10 1999-09-15 Lucent Technologies Inc. Ereignisgesteuerte und zyklische Kontextsteuerungsvorrichtung und Prozessor, die diese benutzt
US6493741B1 (en) * 1999-10-01 2002-12-10 Compaq Information Technologies Group, L.P. Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit

Also Published As

Publication number Publication date
US6901507B2 (en) 2005-05-31
US20030097547A1 (en) 2003-05-22
EP1449071B1 (de) 2008-08-06
TWI248019B (en) 2006-01-21
CA2465015A1 (en) 2003-05-30
US20060026596A1 (en) 2006-02-02
WO2003044658A3 (en) 2004-02-26
AU2002361634A1 (en) 2003-06-10
WO2003044658A2 (en) 2003-05-30
EP1449071A2 (de) 2004-08-25
AU2002361634A8 (en) 2003-06-10
TW200302979A (en) 2003-08-16
CA2465015C (en) 2010-01-05
DE60228116D1 (de) 2008-09-18

Similar Documents

Publication Publication Date Title
ATE403903T1 (de) Kontext-scheduling
ATE514998T1 (de) Getaktete ports
US20140129812A1 (en) System and method for executing sequential code using a group of hreads and single-instruction, multiple-thread processor incorporating the same
DE60324992D1 (de) Register für datenuebertragung in einem multithreaded prozessor
ATE447740T1 (de) Dynamisch erzeugtes betriebssystem für sensorennetze
WO2006083543A3 (en) Multithreading processor including thread scheduler based on instruction stall likelihood prediction
TW200632740A (en) Thread livelock unit
ATE554443T1 (de) Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren
TW200834323A (en) Tier-based memory read/write micro-command scheduler
TW200627271A (en) Sharing monitored cache lines across multiple cores
WO2005103887A3 (en) Methods and apparatus for address map optimization on a multi-scalar extension
MY157557A (en) Hardware resource management within a data processing system
TW200713036A (en) Selecting multiple threads for substantially concurrent processing
EP3186704B1 (de) Verarbeitungskern für mehrfache, gruppierte very-long-instruction-words
CA2533741A1 (en) Programmable delayed dispatch in a multi-threaded pipeline
EP1808766A3 (de) Mikrocomputer mit Befehlscachespeicher
US20140173611A1 (en) System and method for launching data parallel and task parallel application threads and graphics processing unit incorporating the same
MX2008000623A (es) Sistema y metodo para controlar multiples hilos de ejecucion de programa dentro de un procesador de hilos de ejecucion multiples.
US8566566B2 (en) Vector processing of different instructions selected by each unit from multiple instruction group based on instruction predicate and previous result comparison
TW200729032A (en) Processing system and method for executing instructions
EP4428682A1 (de) Paralleldecodierungsverfahren, prozessor, chip und elektronische vorrichtung
TW200620152A (en) Hierarchical processor architecture for video processing
TW200636573A (en) Evaluation unit for single instruction, multiple data execution engine flag registers
EP1684168A3 (de) Synchronisierungsregister
WO2004034252A3 (en) Vliw processor with instruction address modification

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties