[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

ATE377794T1 - Speicherschaltung mit nichtflüchtigem ram und ram - Google Patents

Speicherschaltung mit nichtflüchtigem ram und ram

Info

Publication number
ATE377794T1
ATE377794T1 AT03750744T AT03750744T ATE377794T1 AT E377794 T1 ATE377794 T1 AT E377794T1 AT 03750744 T AT03750744 T AT 03750744T AT 03750744 T AT03750744 T AT 03750744T AT E377794 T1 ATE377794 T1 AT E377794T1
Authority
AT
Austria
Prior art keywords
memory
random access
ram
memory circuit
access memory
Prior art date
Application number
AT03750744T
Other languages
English (en)
Inventor
Jani Klint
Original Assignee
Nokia Siemens Networks Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Siemens Networks Oy filed Critical Nokia Siemens Networks Oy
Application granted granted Critical
Publication of ATE377794T1 publication Critical patent/ATE377794T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1684—Details of memory controller using multiple buses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1694—Configuration of memory controller to different memory types

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Static Random-Access Memory (AREA)
  • Debugging And Monitoring (AREA)
  • Fire Alarms (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
AT03750744T 2002-09-10 2003-09-08 Speicherschaltung mit nichtflüchtigem ram und ram ATE377794T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI20021620A FI20021620A (fi) 2002-09-10 2002-09-10 Muistirakenne, järjestelmä ja elektroniikkalaite sekä menetelmä muistipiirin yhteydessä

Publications (1)

Publication Number Publication Date
ATE377794T1 true ATE377794T1 (de) 2007-11-15

Family

ID=8564563

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03750744T ATE377794T1 (de) 2002-09-10 2003-09-08 Speicherschaltung mit nichtflüchtigem ram und ram

Country Status (9)

Country Link
US (1) US7057911B2 (de)
EP (1) EP1537483B1 (de)
KR (1) KR100756309B1 (de)
CN (1) CN1682199A (de)
AT (1) ATE377794T1 (de)
AU (1) AU2003268967A1 (de)
DE (1) DE60317347T2 (de)
FI (1) FI20021620A (de)
WO (1) WO2004025474A1 (de)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7257703B2 (en) * 2003-11-18 2007-08-14 Toshiba America Electronic Components, Inc. Bootable NAND flash memory architecture
US7644239B2 (en) 2004-05-03 2010-01-05 Microsoft Corporation Non-volatile memory cache performance improvement
US7490197B2 (en) 2004-10-21 2009-02-10 Microsoft Corporation Using external memory devices to improve system performance
KR100640555B1 (ko) * 2005-02-07 2006-10-31 삼성전자주식회사 데이터 복사 방법 및 이를 위한 어플리케이션 프로세서
US20070016799A1 (en) * 2005-07-14 2007-01-18 Nokia Corporation DRAM to mass memory interface with security processor
US8914557B2 (en) * 2005-12-16 2014-12-16 Microsoft Corporation Optimizing write and wear performance for a memory
US7519754B2 (en) 2005-12-28 2009-04-14 Silicon Storage Technology, Inc. Hard disk drive cache memory and playback device
US20070147115A1 (en) * 2005-12-28 2007-06-28 Fong-Long Lin Unified memory and controller
JP2008009702A (ja) * 2006-06-29 2008-01-17 Matsushita Electric Ind Co Ltd 演算処理システム
KR100851849B1 (ko) * 2006-10-12 2008-08-13 삼성전자주식회사 휴대용 단말기 및 그것의 데이터 기입 및 독출 방법
KR100844406B1 (ko) * 2007-03-12 2008-07-08 한국과학기술원 Ｎｏｒ 플래시 메모리와 ｎａｎｄ 플래시 메모리를 이용한하이브리드 파일 시스템 및 데이터 연산 방법
US8767450B2 (en) 2007-08-21 2014-07-01 Samsung Electronics Co., Ltd. Memory controllers to refresh memory sectors in response to writing signals and memory systems including the same
KR20100123136A (ko) 2009-05-14 2010-11-24 삼성전자주식회사 비휘발성 메모리 장치
US8631203B2 (en) 2007-12-10 2014-01-14 Microsoft Corporation Management of external memory functioning as virtual cache
US8139390B2 (en) * 2008-07-08 2012-03-20 Mosaid Technologies Incorporated Mixed data rates in memory devices and systems
US8032707B2 (en) 2008-09-15 2011-10-04 Microsoft Corporation Managing cache data and metadata
US9032151B2 (en) 2008-09-15 2015-05-12 Microsoft Technology Licensing, Llc Method and system for ensuring reliability of cache data and metadata subsequent to a reboot
US7953774B2 (en) 2008-09-19 2011-05-31 Microsoft Corporation Aggregation of write traffic to a data store
US8250319B2 (en) * 2009-09-29 2012-08-21 Freescale Semiconductor, Inc. Operating an emulated electrically erasable (EEE) memory
KR20120028484A (ko) 2010-09-15 2012-03-23 삼성전자주식회사 모바일 기기에 채용하기 적합한 복합형 반도체 장치
EP3467832B1 (de) * 2010-12-17 2020-05-20 Everspin Technologies, Inc. Speichersteuerung und verfahren zur verschachtelung von dram- und mram-zugriffen
EP2761469B1 (de) 2011-09-30 2019-11-13 Intel Corporation Nichtflüchtiger direktzugriffsspeicher (nvram) als ersatz für herkömmlichen massenspeicher
EP2761476B1 (de) 2011-09-30 2017-10-25 Intel Corporation Vorrichtung, verfahren und system zur bios-speicherung in einer nichtflüchtige ram-speicherzelle
EP2761465B1 (de) 2011-09-30 2022-02-09 Intel Corporation Autonome initialisierung nichtflüchtiger ram-speicherzellen in einem rechnersystem
EP2761464B1 (de) 2011-09-30 2018-10-24 Intel Corporation Vorrichtung und verfahren zur implementierung einer mehrstufigen speicherhierarchie mit verschiedenen betriebsarten
US10096350B2 (en) * 2012-03-07 2018-10-09 Medtronic, Inc. Memory array with flash and random access memory and method therefor, reading data from the flash memory without storing the data in the random access memory
US9280497B2 (en) 2012-12-21 2016-03-08 Dell Products Lp Systems and methods for support of non-volatile memory on a DDR memory channel
CN104575595B (zh) * 2014-12-12 2017-07-07 杭州华澜微电子股份有限公司 非易失性随机存取的存储装置
KR102367512B1 (ko) 2015-09-08 2022-02-24 삼성전자주식회사 시스템 온 패키지
US20210154678A1 (en) * 2018-08-14 2021-05-27 Lars Bruun Handling machine for beverage containers and method for handling beverage containers
CN110731012B (zh) * 2019-04-15 2021-01-29 长江存储科技有限责任公司 具有处理器和异构存储器的一体化半导体器件及其形成方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE34838E (en) * 1984-12-31 1995-01-31 Tdk Corporation Permanent magnet and method for producing same
US5056010A (en) * 1989-10-30 1991-10-08 Industrial Technology Research Institute Pointer based DMA controller
AU1040397A (en) * 1996-12-04 1998-06-29 Hitachi Limited Semiconductor device
US6418506B1 (en) * 1996-12-31 2002-07-09 Intel Corporation Integrated circuit memory and method for transferring data using a volatile memory to buffer data for a nonvolatile memory array
JP3640802B2 (ja) * 1998-06-08 2005-04-20 富士通株式会社 データバックアップ方式
US6302972B1 (en) * 1998-12-07 2001-10-16 Sumitomo Special Metals Co., Ltd Nanocomposite magnet material and method for producing nanocomposite magnet
KR100686681B1 (ko) 1999-02-01 2007-02-27 가부시키가이샤 히타치세이사쿠쇼 반도체 집적 회로 및 불휘발성 기억 소자
JP3358612B2 (ja) * 1999-03-15 2002-12-24 日本電気株式会社 半導体集積回路
JP4017177B2 (ja) * 2001-02-28 2007-12-05 スパンション エルエルシー メモリ装置
JP4049297B2 (ja) * 2001-06-11 2008-02-20 株式会社ルネサステクノロジ 半導体記憶装置
US7206904B2 (en) * 2002-03-20 2007-04-17 Hewlett-Packard Development Company, L.P. Method and system for buffering multiple requests from multiple devices to a memory
US20040079445A1 (en) * 2002-10-24 2004-04-29 Zhongmin Chen High performance magnetic materials with low flux-aging loss

Also Published As

Publication number Publication date
KR100756309B1 (ko) 2007-09-06
WO2004025474A1 (en) 2004-03-25
US7057911B2 (en) 2006-06-06
KR20050042183A (ko) 2005-05-04
EP1537483B1 (de) 2007-11-07
DE60317347D1 (de) 2007-12-20
FI20021620A (fi) 2004-03-11
AU2003268967A1 (en) 2004-04-30
EP1537483A1 (de) 2005-06-08
DE60317347T2 (de) 2008-03-06
US20040136259A1 (en) 2004-07-15
CN1682199A (zh) 2005-10-12
FI20021620A0 (fi) 2002-09-10

Similar Documents

Publication Publication Date Title
ATE377794T1 (de) Speicherschaltung mit nichtflüchtigem ram und ram
EE200400053A (et) Meetod ja süsteem andmete töötlemiseks elektroonilises seadmes, elektrooniline seade ja töötlusplokk
CA2352146A1 (en) Method and system for providing cross-platform remote control and monitoring of facility access controller
TW200506961A (en) Memory channel with unidirectional links
GB2432945A (en) Command controlling different operations in different chips
WO2001057627A3 (en) Circuits, systems and methods for information privatization in personal electronic appliances
WO2005010637A3 (en) Sdram memory device with an embedded nand flash controller
EP1150300A3 (de) Halbleiterspeicheranordnung, Steuerungsanordnung und Elektronisches Gerät
WO2005034176A3 (en) Apparatus and method for selectively configuring a memory device using a bi-stable relay
EP1411616A3 (de) Elektronisches Gerät und Stromversorgungsverfahren
EP1069503A3 (de) Halbleiterspeicheranordnung mit einer Fehlerkorrekturkodeschaltung und Verfahren zur Prüfung eines Speichers
TW200625334A (en) Memory system, memory device, and output data strobe signal generating method
EP1282130A3 (de) Leseverstärkersteuerschaltung und -verfahren für nichtflüchtige Speicheranordnung
NO20062684L (no) Egensikker dataoverforingsanordning
AU2003259191A8 (en) Method, system, and program for memory based data transfer
ATE407510T1 (de) Schnittstelleneinrichtung
AU2003254040A8 (en) Method, system, and program for configuring components on a bus for input/output operations
EP1367599A3 (de) Redundanz -Schaltung und -Verfahren für Halbleiterspeicher
EP1298672A3 (de) Flash-Speicher Umschreibungsschaltung, integrierte Halbleiterschaltung, Speicherkarte mit diesem integrierte Halbleiterschaltung, Verfahren zur Datenumschreibung auf einem Flash-Speicher und Program zur Datenumschreibung auf einem Flash-Speicher
TW200617963A (en) Method and apparatus for information setting in a non-volatile memory device
AU2003222858A1 (en) A method and a system for ensuring a bus and a control server
TW200511009A (en) Method and related apparatus for clearing data in a memory device
MY126148A (en) Control method and electronic device.
GB2349248B (en) Redundancy circuit and repair method for semiconductor memory device by utilizing ferroelectric memory
TW200511027A (en) Information processing apparatus, memory, information processing method, and program

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties