[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

MX2020011644A - Transmisor y metodo de permutacion de paridad del mismo. - Google Patents

Transmisor y metodo de permutacion de paridad del mismo.

Info

Publication number
MX2020011644A
MX2020011644A MX2020011644A MX2020011644A MX2020011644A MX 2020011644 A MX2020011644 A MX 2020011644A MX 2020011644 A MX2020011644 A MX 2020011644A MX 2020011644 A MX2020011644 A MX 2020011644A MX 2020011644 A MX2020011644 A MX 2020011644A
Authority
MX
Mexico
Prior art keywords
bit groups
group
wise
parity bits
parity
Prior art date
Application number
MX2020011644A
Other languages
English (en)
Inventor
Kyung-Joong Kim
Hong-Sil Jeong
Se-Ho Myung
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020150137188A external-priority patent/KR102426780B1/ko
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of MX2020011644A publication Critical patent/MX2020011644A/es

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/611—Specific encoding aspects, e.g. encoding by means of decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0067—Rate matching
    • H04L1/0068—Rate matching by puncturing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20—Modulator circuits; Transmitter circuits
    • H04L27/2032—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
    • H04L27/2053—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases
    • H04L27/206—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases using a pair of orthogonal carriers, e.g. quadrature carriers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mathematical Physics (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)

Abstract

Se proporciona un transmisor. El transmisor incluye: Un codificador de Comprobación de Paridad de Baja Densidad (LDPC) configurado para codificar bits de entrada para generar bits de paridad; un permutador de paridad configurado para intercalar a nivel de grupo una pluralidad de grupos de bits incluyendo los bits de paridad; y una perforadora configurada para seleccionar algunos de los bits de paridad en los grupos de bits intercalados a nivel de grupo y perforar los bits de paridad seleccionados, en donde el permutador de paridad intercala a nivel de grupo los grupos de bits de modo que algunos de los grupos de bits en posiciones predeterminadas en los grupos de bits antes de la intercalación a nivel de grupo quedan colocados en serie después de la intercalación a nivel de grupo y un resto de los grupos de bits antes de la intercalación a nivel de grupo quedan colocados sin un orden después de la intercalación a nivel de grupo de modo que la perforadora selecciona bits de paridad incluidos en algunos de los grupos de bits en secuencia y selecciona bits de paridad incluidos en el resto de los grupos de bits sin un orden.
MX2020011644A 2015-03-02 2017-08-30 Transmisor y metodo de permutacion de paridad del mismo. MX2020011644A (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201562127014P 2015-03-02 2015-03-02
KR1020150137188A KR102426780B1 (ko) 2015-03-02 2015-09-27 송신 장치 및 그의 패리티 퍼뮤테이션 방법

Publications (1)

Publication Number Publication Date
MX2020011644A true MX2020011644A (es) 2020-12-10

Family

ID=56848276

Family Applications (2)

Application Number Title Priority Date Filing Date
MX2020011644A MX2020011644A (es) 2015-03-02 2017-08-30 Transmisor y metodo de permutacion de paridad del mismo.
MX2020011643A MX2020011643A (es) 2015-03-02 2017-08-30 Transmisor y metodo de permutacion de paridad del mismo.

Family Applications After (1)

Application Number Title Priority Date Filing Date
MX2020011643A MX2020011643A (es) 2015-03-02 2017-08-30 Transmisor y metodo de permutacion de paridad del mismo.

Country Status (6)

Country Link
US (4) US10554222B2 (es)
KR (2) KR102554320B1 (es)
CN (2) CN111865499B (es)
CA (1) CA3209954A1 (es)
MX (2) MX2020011644A (es)
WO (1) WO2016140513A1 (es)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3232672A4 (en) * 2014-12-08 2018-08-01 LG Electronics Inc. Broadcast signal transmitting device, broadcast signal receiving device, broadcast signal transmitting method, and broadcast signal receiving method
KR102426771B1 (ko) 2015-02-25 2022-07-29 삼성전자주식회사 송신 장치 및 그의 부가 패리티 생성 방법
KR102426380B1 (ko) * 2015-02-25 2022-07-29 삼성전자주식회사 송신 장치 및 그의 부가 패리티 생성 방법
CA3152678C (en) * 2015-02-25 2024-05-07 Samsung Electronics Co., Ltd. Transmitter and method for generating additional parity thereof
WO2016137204A1 (ko) * 2015-02-27 2016-09-01 한국전자통신연구원 고정 길이 시그널링 정보 부호화를 위한 패리티 인터리빙 장치 및 이를 이용한 패리티 인터리빙 방법
WO2016140513A1 (en) * 2015-03-02 2016-09-09 Samsung Electronics Co., Ltd. Transmitter and parity permutation method thereof
WO2017127973A1 (en) * 2016-01-25 2017-08-03 Qualcomm Incorporated Generation of polar codes with a variable block length utilizing puncturing
JP7077627B2 (ja) * 2018-01-18 2022-05-31 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2234008A1 (en) * 1998-04-06 1999-10-06 Wen Tong Encoding methods and apparatus
KR100659266B1 (ko) 2004-04-22 2006-12-20 삼성전자주식회사 다양한 코드율을 지원하는 저밀도 패러티 검사 코드에 의한데이터 송수신 시스템, 장치 및 방법
WO2006016769A1 (en) * 2004-08-10 2006-02-16 Samsung Electronics Co., Ltd. Apparatus and method for encoding and decoding a block low density parity check code
US7996746B2 (en) * 2004-10-12 2011-08-09 Nortel Networks Limited Structured low-density parity-check (LDPC) code
US7543197B2 (en) * 2004-12-22 2009-06-02 Qualcomm Incorporated Pruned bit-reversal interleaver
US7706455B2 (en) 2005-09-26 2010-04-27 Intel Corporation Multicarrier transmitter for multiple-input multiple-output communication systems and methods for puncturing bits for pilot tones
FR2893433B1 (fr) * 2005-11-16 2008-06-27 Commissariat Energie Atomique Procedes et dispositifs de demodulation souple dans un systeme ofdm-cdma.
KR101502623B1 (ko) * 2008-02-11 2015-03-16 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널부호/복호 방법 및 장치
KR101503058B1 (ko) 2008-02-26 2015-03-18 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서의 채널 부호화/복호화 방법 및 장치
CN101807966B (zh) 2009-02-13 2012-12-12 瑞昱半导体股份有限公司 奇偶校验码解码器及接收系统
EP2282470A1 (en) 2009-08-07 2011-02-09 Thomson Licensing Data reception using low density parity check coding and constellation mapping
WO2011062424A2 (en) * 2009-11-18 2011-05-26 Samsung Electronics Co., Ltd. Method and apparatus for transmitting and receiving data in a communication system
EP4117210B1 (en) 2010-05-11 2024-03-20 Electronics And Telecommunications Research Institute Method of transmitting downlink channel rank information through physical uplink shared channel
EP2477335B1 (en) * 2011-01-18 2019-05-29 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and reveiving data in communication/broadcasting system
KR101806212B1 (ko) 2011-02-22 2017-12-08 삼성전자주식회사 디지털 방송 시스템에서 시그널링 정보 전송 방법 및 장치
EP2525496A1 (en) * 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2536030A1 (en) 2011-06-16 2012-12-19 Panasonic Corporation Bit permutation patterns for BICM with LDPC codes and QAM constellations
US20150046765A1 (en) 2013-02-08 2015-02-12 Sony Corporation Data processing apparatus and data processing method
US10382059B2 (en) * 2013-07-03 2019-08-13 Samsung Electronics Co., Ltd. Transmitting apparatus, encoding method thereof, receiving apparatus, and decoding method thereof
KR102002559B1 (ko) 2013-07-05 2019-07-22 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
KR20150005853A (ko) 2013-07-05 2015-01-15 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
KR20150005426A (ko) 2013-07-05 2015-01-14 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
CN105684451B (zh) * 2013-09-25 2019-01-08 Lg电子株式会社 发送广播信号的设备和方法
EP3075160B1 (en) * 2013-11-25 2019-06-26 LG Electronics Inc. Apparatus for transmitting and receiving broadcast signals and method therefor
US10361720B2 (en) * 2014-05-22 2019-07-23 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same
KR102287619B1 (ko) * 2015-02-12 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
WO2016140513A1 (en) * 2015-03-02 2016-09-09 Samsung Electronics Co., Ltd. Transmitter and parity permutation method thereof
CA3214526A1 (en) * 2015-03-02 2016-09-09 Samsung Electronic Co., Ltd. Transmitter and parity permutation method thereof
TW202423961A (zh) 2022-10-10 2024-06-16 澳大利亞商Ｃｓｌ創新有限公司 投予軟組織之凝血因子ⅸ變異體多肽

Also Published As

Publication number Publication date
US11711098B2 (en) 2023-07-25
US20220131557A1 (en) 2022-04-28
CN111865499A (zh) 2020-10-30
KR20230107768A (ko) 2023-07-18
CA3209954A1 (en) 2016-09-09
US20160261282A1 (en) 2016-09-08
CN111865499B (zh) 2023-07-21
KR20220110687A (ko) 2022-08-09
US20200083905A1 (en) 2020-03-12
KR102554320B1 (ko) 2023-07-11
US20230299793A1 (en) 2023-09-21
US11239861B2 (en) 2022-02-01
CN111917518B (zh) 2023-04-14
US12095476B2 (en) 2024-09-17
WO2016140513A1 (en) 2016-09-09
CN111917518A (zh) 2020-11-10
MX2020011643A (es) 2020-12-09
US10554222B2 (en) 2020-02-04

Similar Documents

Publication Publication Date Title
MX2020011643A (es) Transmisor y metodo de permutacion de paridad del mismo.
WO2016140516A3 (en) Transmitter and parity permutation method thereof
MX2019015599A (es) Transmisor y metodo de permutacion de paridad del mismo.
MY195547A (en) Transmitter and Method for Generating Additional Parity Thereof
MY164561A (en) Parallel bit interleaver
MX371227B (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2019014467A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2019009591A (es) Transmisor y metodo para generar paridad adicional del mismo.
MY189607A (en) Transmitter and method for generating additional parity thereof
MX2019008372A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2019014454A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2019014724A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2017010818A (es) Transmisor y metodo para generar paridad adicional del mismo.
MX2019014456A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2019009590A (es) Transmisor y metodo para generar paridad adicional del mismo.
MX2019009589A (es) Transmisor y metodo de permutacion de paridad del mismo.
MX2017011153A (es) Transmisor y metodo de permutacion de paridad del mismo.
MX2019010687A (es) Transmisor y metodo para generar paridad adicional del mismo.