MX2018015133A - Metodo de decodificacion de canal y aparato que utiliza informacion priori estructurada de preambulo. - Google Patents
Metodo de decodificacion de canal y aparato que utiliza informacion priori estructurada de preambulo.Info
- Publication number
- MX2018015133A MX2018015133A MX2018015133A MX2018015133A MX2018015133A MX 2018015133 A MX2018015133 A MX 2018015133A MX 2018015133 A MX2018015133 A MX 2018015133A MX 2018015133 A MX2018015133 A MX 2018015133A MX 2018015133 A MX2018015133 A MX 2018015133A
- Authority
- MX
- Mexico
- Prior art keywords
- bits
- codeword
- llr
- decoding method
- channel decoding
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
- H03M13/1125—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using different domains for check node and bit node processing, wherein the different domains include probabilities, likelihood ratios, likelihood differences, log-likelihood ratios or log-likelihood difference pairs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
- H03M13/3927—Log-Likelihood Ratio [LLR] computation by combination of forward and backward metrics into LLRs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/3723—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 using means or methods for the initialisation of the decoder
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6325—Error control coding in combination with demodulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0047—Decoding adapted to other signal detection operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2647—Arrangements specific to the receiver only
- H04L27/2655—Synchronisation arrangements
- H04L27/2689—Link with other circuits, i.e. special connections between synchronisation arrangements and other circuits for achieving synchronisation
- H04L27/2692—Link with other circuits, i.e. special connections between synchronisation arrangements and other circuits for achieving synchronisation with preamble design, i.e. with negotiation of the synchronisation sequence with transmitter or sequence linked to the algorithm used at the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L2001/0092—Error control systems characterised by the topology of the transmission link
- H04L2001/0093—Point-to-multipoint
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computing Systems (AREA)
- Error Detection And Correction (AREA)
- Artificial Intelligence (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
Se proporciona un método de decodificación de canal. El método incluye almacenar, en una memoria, una serie de primeros valores de cociente de probabilidad de registro (LLR) correspondientes a bits de una contraseña generada por medio de modulación de una señal codificada por canal; cambiar, a un valor predeterminado, al menos un valor LLR correspondiente a bits previamente definidos de la contraseña de entre la serie de los primeros valores LLR, para generar una serie de segundos valores LLR; y llevar a cabo corrección de error hacia adelante (FEC) con base en la serie de los segundos valores LLR y un código FEC, para calcular los bits de la contraseña, en los cuales el código FEC comprende un código de restricción para restringir una correlación estructural previamente definida entre los bits de la contraseña.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662347205P | 2016-06-08 | 2016-06-08 | |
KR1020170064891A KR102340200B1 (ko) | 2016-06-08 | 2017-05-25 | 프리앰블의 구조적 사전 정보를 이용한 채널 복호화 방법 및 장치 |
PCT/KR2017/005897 WO2017213409A1 (en) | 2016-06-08 | 2017-06-07 | Channel decoding method and apparatus using structured priori information of preamble |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2018015133A true MX2018015133A (es) | 2019-04-25 |
Family
ID=60578816
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2018015133A MX2018015133A (es) | 2016-06-08 | 2017-06-07 | Metodo de decodificacion de canal y aparato que utiliza informacion priori estructurada de preambulo. |
Country Status (4)
Country | Link |
---|---|
US (1) | US10122383B2 (es) |
KR (1) | KR102340200B1 (es) |
MX (1) | MX2018015133A (es) |
WO (1) | WO2017213409A1 (es) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102366988B1 (ko) * | 2014-07-03 | 2022-02-25 | 한국전자통신연구원 | 레이어드 디비전 멀티플렉싱을 이용한 신호 멀티플렉싱 장치 및 신호 멀티플렉싱 방법 |
WO2017014591A1 (en) * | 2015-07-23 | 2017-01-26 | Samsung Electronics Co., Ltd. | Transmitting apparatus, receiving apparatus, and control methods thereof |
EP3485648B1 (en) * | 2016-07-15 | 2022-02-02 | One Media, LLC | Control signaling in a broadcast system |
KR102557444B1 (ko) * | 2017-11-10 | 2023-07-20 | 한국전자통신연구원 | 인젝션 레벨 정보에 상응하는 인핸스드 레이어 피지컬 레이어 파이프를 이용하는 방송 신호 프레임 생성 장치 및 방송 신호 프레임 생성 방법 |
CN108667808A (zh) * | 2018-04-12 | 2018-10-16 | 上海交通大学 | 支持专用回传链路的atsc3.0底层信令的通信方法 |
CN114079535B (zh) | 2020-08-20 | 2023-02-17 | 腾讯科技(深圳)有限公司 | 转码方法、装置、介质和电子设备 |
US11979171B2 (en) | 2020-10-13 | 2024-05-07 | Microchip Technology Incorporated | Reduced complexity encoders and related systems, methods, and devices |
CN116325517A (zh) * | 2020-10-13 | 2023-06-23 | 微芯片技术股份有限公司 | 具有改善的错误校正的降低复杂性的ldpc解码器以及相关系统、方法和装置 |
CN113872613A (zh) * | 2021-09-30 | 2021-12-31 | 广州慧睿思通科技股份有限公司 | 极化码译码中g函数的计算方法、装置、电子设备及介质 |
CN116055020B (zh) * | 2023-03-30 | 2023-06-02 | 南京邮电大学 | 非正交导频构建方法及免授权接入过程的信号传输方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7562278B2 (en) | 2005-12-29 | 2009-07-14 | Intel Corporation | Incremental forward error correction redundancy |
EP1811674A1 (en) * | 2006-01-23 | 2007-07-25 | Motorola, Inc. | Apparatus and methods for jointly decoding messages based on apriori knowledge of modified codeword transmission |
US8934890B2 (en) * | 2008-01-11 | 2015-01-13 | Texas Instruments Incorporated | Transmission of data bursts on a constant data rate channel |
JP5303784B2 (ja) * | 2009-03-10 | 2013-10-02 | 株式会社日立製作所 | 無線通信システム |
CA2819405C (en) * | 2010-02-23 | 2017-06-27 | Lg Electronics Inc. | Broadcasting signal transmission device, broadcasting signal reception device, and method for transmitting/receiving broadcasting signal using same |
US8549387B2 (en) | 2010-11-04 | 2013-10-01 | Himax Media Solutions, Inc. | System and method of decoding LDPC code blocks |
US9172626B2 (en) * | 2012-03-12 | 2015-10-27 | Ixia | Methods, systems, and computer readable media for preventing traffic congestion within a long term evolution (LTE) multi-user equipment (multi-UE) simulator device |
US9203435B2 (en) * | 2013-05-08 | 2015-12-01 | Broadcom Corporation | Multiple size and rate FEC code combination with minimum shortening and maximum combined code rate |
MX357395B (es) | 2013-12-06 | 2018-07-06 | Lg Electronics Inc | Aparato y metodo para enviar y recibir señales de difusion. |
-
2017
- 2017-05-25 KR KR1020170064891A patent/KR102340200B1/ko active IP Right Grant
- 2017-06-07 WO PCT/KR2017/005897 patent/WO2017213409A1/en active Application Filing
- 2017-06-07 MX MX2018015133A patent/MX2018015133A/es unknown
- 2017-06-08 US US15/617,242 patent/US10122383B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR20170138928A (ko) | 2017-12-18 |
WO2017213409A1 (en) | 2017-12-14 |
KR102340200B1 (ko) | 2021-12-16 |
US10122383B2 (en) | 2018-11-06 |
US20170359147A1 (en) | 2017-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2018015133A (es) | Metodo de decodificacion de canal y aparato que utiliza informacion priori estructurada de preambulo. | |
EP3598677A3 (en) | Enhanced polar code constructions by strategic placement of crc bits | |
TW200711323A (en) | Soft decoding method and apparatus, error correction method and apparatus, and soft output method and apparatus | |
US9081677B2 (en) | Method and device for estimating input bit error ratio | |
RU2015148943A (ru) | Способ кодирования и декодирования и устройство, и система | |
JP2017539165A5 (es) | ||
EP4280494A3 (en) | Encoding and decoding of polar codes with distributed check bits | |
JP2014521245A5 (es) | ||
NO20090929L (no) | Krets for avgivelse av kanalsvitsjesignal og tilsvarende fremgangsmate | |
RU2014112217A (ru) | Способ и устройство для передачи и приема информации в вещательной системе/системе связи | |
WO2015024062A8 (en) | Enhanced automatic identification system | |
CN108736900B (zh) | Turbo码译码的控制方法及装置、计算机可读介质、终端 | |
CN101529772A (zh) | 使用解码器生成的信号度量的不连续传输(dtx)检测 | |
WO2018179246A1 (en) | Check bit concatenated polar codes | |
GB2510492A (en) | Apparatus, system, and method for generating and decoding a longer linear block codeword using a shorter block length | |
EP4398489A3 (en) | Methods and apparatus for constructing polar codes | |
WO2014169028A3 (en) | Systems and methods to improve the reliability and lifespan of flash memory | |
MX2020004307A (es) | Transmisor y metodo de generacion de paridad adicional del mismo. | |
KR101583139B1 (ko) | 높은 처리량과 낮은 복잡성을 갖는 연속 제거 극 부호 복호 장치 및 그 방법 | |
MX357095B (es) | Aparato y método de envó/recepción de paquete en sistema de comunicación multimedia. | |
US8843811B2 (en) | Apparatus and method for decoding in communication system | |
RU2010132678A (ru) | Схема декодирования с использованием априорной информации о переданных сообщениях | |
US9584163B2 (en) | Length and rate compatible LDPC encoder and decoder | |
AU2017286153A1 (en) | Tailless convolutional codes | |
US9419656B2 (en) | Decoder and method for decoding an encoded sequence of bits |