[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

MX2009001546A - Metodo para corregir errores de mensaje con el uso de la prueba de redundancia ciclica. - Google Patents

Metodo para corregir errores de mensaje con el uso de la prueba de redundancia ciclica.

Info

Publication number
MX2009001546A
MX2009001546A MX2009001546A MX2009001546A MX2009001546A MX 2009001546 A MX2009001546 A MX 2009001546A MX 2009001546 A MX2009001546 A MX 2009001546A MX 2009001546 A MX2009001546 A MX 2009001546A MX 2009001546 A MX2009001546 A MX 2009001546A
Authority
MX
Mexico
Prior art keywords
crc
parity
check matrix
message
errors
Prior art date
Application number
MX2009001546A
Other languages
English (en)
Inventor
Quentin Spencer
Original Assignee
Aclara Power Line Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aclara Power Line Systems Inc filed Critical Aclara Power Line Systems Inc
Publication of MX2009001546A publication Critical patent/MX2009001546A/es

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

Un método para corregir errores en un mensaje transmitido sobre un canal de comunicación digital, donde el mensaje se codificó utilizando una CRC para propósitos de detección de errores. La representación matriz de prueba de paridad de la CRC se calcula para cualquier mensaje de extensión fija, y esa matriz de prueba de paridad se combina con la matriz de prueba de paridad para cualquier código de corrección de errores que se utilizó en conjunto con la CRC. La matriz de prueba de paridad combinada se extiende al expandir algoritmos para permitirle funcionar correctamente bajo un descodificador de paso de mensajes (MPD). Los mensajes recibidos se descodifican con el uso del descodificador de paso de mensajes, haciendo posible la corrección de más errores en lugar de la CRC descodificada de forma convencional.
MX2009001546A 2006-08-11 2007-08-09 Metodo para corregir errores de mensaje con el uso de la prueba de redundancia ciclica. MX2009001546A (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US83734906P 2006-08-11 2006-08-11
PCT/US2007/075547 WO2008021930A2 (en) 2006-08-11 2007-08-09 Method of correcting message errors using cyclic redundancy checks

Publications (1)

Publication Number Publication Date
MX2009001546A true MX2009001546A (es) 2009-12-15

Family

ID=39082948

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2009001546A MX2009001546A (es) 2006-08-11 2007-08-09 Metodo para corregir errores de mensaje con el uso de la prueba de redundancia ciclica.

Country Status (5)

Country Link
US (2) US7831884B2 (es)
EP (1) EP2062364A2 (es)
CA (1) CA2661264C (es)
MX (1) MX2009001546A (es)
WO (1) WO2008021930A2 (es)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2163020B1 (fr) * 2007-06-19 2011-01-05 France Telecom Methode a base de codes correcteurs d'erreurs applicable a un flux de donnees multimedia a debit variable
EP2249243B1 (en) * 2008-02-08 2014-06-18 Fujitsu Limited Backup method, disc array device, and controller
GB2466425B (en) * 2008-10-09 2014-01-08 Sonicwall Inc Computer networks
CN101795175B (zh) * 2010-02-23 2014-03-19 中兴通讯股份有限公司 数据的校验处理方法及装置
KR101854954B1 (ko) 2011-07-29 2018-05-04 샌디스크 테크놀로지스 엘엘씨 치환 소행렬의 합을 사용하는 체크섬
CA2856377C (en) 2011-11-22 2018-10-23 Aclara Technologies Llc Metrology timekeeping systems and methods
US8775897B2 (en) * 2012-05-07 2014-07-08 Lsi Corporation Data processing system with failure recovery
CN102801501B (zh) * 2012-08-21 2015-03-11 中国电子科技集团公司第三十六研究所 一种bch缩短码的编码参数的识别方法
US9577675B1 (en) * 2013-12-03 2017-02-21 Marvell International Ltd. System and method for encoding user data with low-density parity-check codes with flexible redundant parity check matrix structures
US9906270B2 (en) * 2015-03-26 2018-02-27 Aclara Technologies Llc Concurrent outbound communications in a TWACS
US10218465B2 (en) * 2015-07-02 2019-02-26 Nextivity, Inc. Method and system for maximizing channel bandwidth while employing error control coding
US9747790B1 (en) * 2016-02-12 2017-08-29 King Fahd University Of Petroleum And Minerals Method, device, and computer-readable medium for correcting at least one error in readings of electricity meters
CN108400787B (zh) * 2018-03-07 2021-04-13 中山大学 一种基于bch编码的并行fir滤波器容错方法
US12034454B2 (en) 2020-03-23 2024-07-09 Telefonaktiebolaget Lm Ericsson (Publ) Verifying data integrity in a receiver
CN114124111A (zh) * 2020-09-01 2022-03-01 华为技术有限公司 一种编码方法及装置
CN115037414B (zh) * 2022-05-31 2023-12-22 江苏屹信航天科技有限公司 基于crc的纠错解码的方法、装置、终端

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4058672A (en) * 1976-11-10 1977-11-15 International Telephone And Telegraph Corporation Packet-switched data communications system
SE425123B (sv) * 1979-08-21 1982-08-30 Bjorn Gosta Erik Karlsson Anleggning for central och automatisk avlesning och registrering av abonnenters energiforbrukning
JPH05158722A (ja) * 1991-12-10 1993-06-25 Hitachi Ltd 誤り検出・訂正方式
EP0629051B1 (en) * 1993-06-10 1998-04-01 BULL HN INFORMATION SYSTEMS ITALIA S.p.A. Digital information error correcting apparatus for correcting single errors(sec),detecting double errors(ded)and single byte multiple errors(sbd),and the correction of an odd number of single byte errors(odd sbc).
SG76501A1 (en) * 1996-02-28 2000-11-21 Sun Microsystems Inc Error detection and correction method and apparatus for computer memory
US6085349A (en) * 1997-08-27 2000-07-04 Qualcomm Incorporated Method for selecting cyclic redundancy check polynomials for linear coded systems
SE519003C2 (sv) * 1998-10-23 2002-12-17 Ericsson Telefon Ab L M Anordningar och förfarande relaterande till felkorrigerade transmission av digital data
US6691278B1 (en) * 1999-10-13 2004-02-10 Maxtor Corporation Detecting errors in coded bit strings
US7089485B2 (en) * 2000-02-03 2006-08-08 Agere Systems Inc. Simple link protocol providing low overhead coding for LAN serial and WDM solutions
US6539367B1 (en) * 2000-05-26 2003-03-25 Agere Systems Inc. Methods and apparatus for decoding of general codes on probability dependency graphs
US6662332B1 (en) * 2000-07-05 2003-12-09 3Com Corporation Interleaver for burst error correction
US7143336B1 (en) * 2001-08-15 2006-11-28 Regents Of The Univerisity Of Minnesota Decoding parallel concatenated parity-check code
CA2454574C (en) * 2002-07-03 2008-12-09 Hughes Electronics Corporation Method and system for memory management in low density parity check (ldpc) decoders
US7702986B2 (en) * 2002-11-18 2010-04-20 Qualcomm Incorporated Rate-compatible LDPC codes
US20050193320A1 (en) * 2004-02-09 2005-09-01 President And Fellows Of Harvard College Methods and apparatus for improving performance of information coding schemes
US7260763B2 (en) * 2004-03-11 2007-08-21 Nortel Networks Limited Algebraic low-density parity check code design for variable block sizes and code rates
US7519898B2 (en) * 2004-03-25 2009-04-14 Krishna Rama Narayanan Iterative decoding of linear block codes by adapting the parity check matrix
KR100684168B1 (ko) * 2004-12-09 2007-02-20 한국전자통신연구원 최적붙임방법을 이용한 다중 부호율 ｌｄｐｃ 부호의디자인 방법

Also Published As

Publication number Publication date
US20080040644A1 (en) 2008-02-14
US7831884B2 (en) 2010-11-09
EP2062364A2 (en) 2009-05-27
CA2661264C (en) 2014-06-10
US20090259917A1 (en) 2009-10-15
WO2008021930A2 (en) 2008-02-21
WO2008021930A3 (en) 2008-10-16
CA2661264A1 (en) 2008-02-21

Similar Documents

Publication Publication Date Title
MX2009001546A (es) Metodo para corregir errores de mensaje con el uso de la prueba de redundancia ciclica.
WO2009041070A1 (ja) 符号化方法、符号化器、復号器
TW200711323A (en) Soft decoding method and apparatus, error correction method and apparatus, and soft output method and apparatus
JP2010514262A5 (es)
MY140376A (en) Detection, avoidance and/or correction of problematic puncturing patterns in parity bit streams used when implementing turbo codes
TW200737737A (en) Encoding and decoding methods and systems
SG138534A1 (en) Communication channel with reed-solomon encoding and single parity check
HK1077416A1 (en) Method and system for providing long and short block length low density parity check (ldpc) codes
TW200746653A (en) Systems and methods for achieving higher coding rate using parity interleaving
WO2009076370A3 (en) Outer coding framework
WO2007142476A3 (en) Method of encoding/decoding using low density check code matrix
TW200943739A (en) Method and apparatus for channel encoding and decoding in a communication system using low-density parity-check codes
IN2012DN05172A (es)
JP2005532701A5 (es)
WO2008086236A3 (en) Fec code rate selection based on packet size
WO2008087603A3 (en) Method and system of single carrier block transmission with parallel encoding and decoding
US6697985B1 (en) Predictive forward error correction redundancy
MY161322A (en) Convolutional turbo coding method and device for implementing the coding method
WO2006122225A3 (en) Corrupted packet toleration and correction system
JP2001203589A (ja) Ｘｏｒコード、これを用いた直列連接符号器及び復号器
CN104135345B (zh) 一种应用于长期演进系统的跨层编解码方法
RU2008149937A (ru) Кодирование информации в кодовом слове в сетях беспроводной связи
Böcherer et al. Operating LDPC codes with zero shaping gap
CA2604966A1 (en) System and method for coding and decoding information signals using a-priori information
DE60322082D1 (de) Optimierte Codeverschachtelung digitaler Signale

Legal Events

Date Code Title Description
FG Grant or registration