[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Brzozowski et al., 1987 - Google Patents

Combinational static CMOS networks

Brzozowski et al., 1987

View PDF
Document ID
3939674607142331260
Author
Brzozowski J
Yoeli M
Publication year
Publication venue
Integration

External Links

Snippet

We develop mathematical switch-level models for static combinational CMOS networks. In contrast to other available MOS models and theories, our models capture design principles that are special to CMOS, such as the use of transmission gates. First we study networks …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Similar Documents

Publication Publication Date Title
Abu-Khater et al. Circuit techniques for CMOS low-power high-performance multipliers
CN101351965A (en) Locally asynchronous, block-level synchronous, configurable logic blocks with sub-threshold analog circuits
Harish et al. Design and performance comparison among various types of adder topologies
Navi et al. Performance of CMOS current mode full adders
Thoidis et al. The circuit design of multiple-valued logic voltage-mode adders
Brzozowski et al. Combinational static CMOS networks
Khatibzadeh et al. A study and comparison of full adder cells based on the standard static CMOS logic
Debnath et al. Minimization of AND-OR-EXOR three-level networks with AND gate sharing
Tabassum et al. Comparative analysis and simulation of different CMOS full adders using cadence in 90 nm technology
Oklobdzija et al. Development and synthesis method for pass-transistor logic family for high-speed and low power CMOS
Dhande et al. VLSI implementation of ternary gates using Tanner Tool
US7031889B1 (en) Method and apparatus for evaluating the design quality of network nodes
Etessami A note on a question of Peled and Wilke regarding stutter-invariant LTL
Konishi et al. A logic synthesis system for the pass-transistor logic SPL
MENT HNR/’EE
Shinde et al. An optimization design strategy for Arithmetic Logic Unit
Gowda et al. A non-ilp based threshold logic synthesis methodology
Kagaris et al. Transistor-level optimization of supergates
US10168991B2 (en) Circuit for addition of multiple binary numbers
Matos et al. Binary decision diagrams: From abstract representations to physical implementations
Babu et al. A technique for logic design of voltage-mode pass transistor based multi-valued multiple-output logic circuits
Jiang et al. Theory of expansion Boolean algebra and its applications in CMOS VLSI digital systems
Singh et al. Design and analysis of a low power high speed full adder using 2× 1 multiplexer
Yosefi et al. Design of new CMOS current mode min and max circuits for FLC chip applications
Anishfathima Design and Analysis of Low Power High Speed Hybrid Logic 8-T Full Adder Circuit