[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Brzozowski et al., 1987 - Google Patents

Combinational static CMOS networks

Brzozowski et al., 1987

View PDF
Document ID
3939674607142331260
Author
Brzozowski J
Yoeli M
Publication year
Publication venue
Integration

External Links

Snippet

We develop mathematical switch-level models for static combinational CMOS networks. In contrast to other available MOS models and theories, our models capture design principles that are special to CMOS, such as the use of transmission gates. First we study networks …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Similar Documents

Publication Publication Date Title
Abu-Khater et al. Circuit techniques for CMOS low-power high-performance multipliers
Miller et al. Multiple valued logic: Concepts and representations
US5673420A (en) Method of generating power vectors for cell power dissipation simulation
CN101351965A (en) Locally asynchronous, block-level synchronous, configurable logic blocks with sub-threshold analog circuits
Pasternak et al. CMOS differential pass-transistor logic design
Oklobdzija et al. Pass-transistor dual value logic for low-power CMOS
Brzozowski et al. Combinational static CMOS networks
Debnath et al. Minimization of AND-OR-EXOR three-level networks with AND gate sharing
Khatibzadeh et al. A study and comparison of full adder cells based on the standard static CMOS logic
Etessami A note on a question of Peled and Wilke regarding stutter-invariant LTL
Konishi et al. A logic synthesis system for the pass-transistor logic SPL
US7031889B1 (en) Method and apparatus for evaluating the design quality of network nodes
Dhande et al. VLSI implementation of ternary gates using Tanner Tool
Nehru et al. Design of high-performance low-power full adder
MENT HNR/’EE
Gowda et al. A non-ilp based threshold logic synthesis methodology
Musoll et al. Optimizing CMOS circuits for low power using transistor reordering
Kagaris et al. Transistor-level optimization of supergates
Jain et al. Mapping switch-level simulation onto gate-level hardware accelerators
US20190034165A1 (en) Circuit for addition of multiple binary numbers
Potebnia Method for classification of the computational problems on the basis of the multifractal division of the complexity classes
Jiang et al. Theory of expansion Boolean algebra and its applications in CMOS VLSI digital systems
Yosefi et al. Design of new CMOS current mode min and max circuits for FLC chip applications
Brzozowski et al. CMOS Transistor Circuits
Gaikwad Ternary Clock Signal Generation Using Binary Clock Signals