[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Xiao et al., 2019 - Google Patents

A fast and effective sensitivity calculation method for circuit input vectors

Xiao et al., 2019

Document ID
3899403218783716157
Author
Xiao J
Lou J
Jiang J
Publication year
Publication venue
IEEE Transactions on Reliability

External Links

Snippet

The sensitivity of circuit input vectors plays an important role in estimating circuit reliability bounds and identifying reliability-critical gates. Consequently, to effectively calculate the circuit sensitivity for the input vectors is becoming a necessity for nanocircuits, helping circuit …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models

Similar Documents

Publication Publication Date Title
Sheikh et al. A fault tolerance technique for combinational circuits based on selective-transistor redundancy
Xiao et al. A fast and effective sensitivity calculation method for circuit input vectors
US10514973B2 (en) Memory and logic lifetime simulation systems and methods
Zhao et al. A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits
Krishnaswamy et al. Signature-based SER analysis and design of logic circuits
CN111008514A (en) Simulation test method for anti-radiation reinforced module-level circuit
Azimi et al. A radiation-hardened CMOS full-adder based on layout selective transistor duplication
Xiao et al. BM-RCGL: Benchmarking approach for localization of reliability-critical gates in combinational logic blocks
Jiao et al. Levax: An input-aware learning-based error model of voltage-scaled functional units
Shazli et al. Using boolean satisfiability for computing soft error rates in early design stages
Wali et al. A low-cost reliability vs. cost trade-off methodology to selectively harden logic circuits
Su et al. VECBEE: A versatile efficiency–accuracy configurable batch error estimation method for greedy approximate logic synthesis
Xiao et al. A pruning and feedback strategy for locating reliability-critical gates in combinational circuits
Bernardeschi et al. GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs
Kiddie et al. Single-event multiple-transient characterization and mitigation via alternative standard cell placement methods
Krishnaswamy et al. Logic circuit testing for transient faults
Chen et al. An efficient probability framework for error propagation and correlation estimation
Shi et al. A reliability-critical path identifying method with local and global adjacency probability matrix in combinational circuits
Ghavami et al. An incremental algorithm for soft error rate estimation of combinational circuits
Raji et al. A practical metric for soft error vulnerability analysis of combinational circuits
Wang et al. Failure probability analysis and critical node determination for approximate circuits
Ubar et al. True path tracing in structurally synthesized BDDs for testability analysis of digital circuits
Hajian et al. Modeling soft error propagation in near-threshold combinational circuits using neural networks
Hajian et al. A multiple-event propagation model in near-threshold combinational circuits using neural networks
Deveautour et al. On using approximate computing to build an error detection scheme for arithmetic circuits