[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Dehghani et al., 2015 - Google Patents

A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms

Dehghani et al., 2015

Document ID
383354848373868651
Author
Dehghani A
Jamshidi K
Publication year
Publication venue
The Journal of Supercomputing

External Links

Snippet

Wireless network on chip (WNoC) is a promising new solution for overcoming the constraints in the traditional electrical interconnections. However, the occurrence of faults has become more prevalent because of the continuous shrinkage of CMOS technology and integration of …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/02—Topology update or discovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/04—Interdomain routing, e.g. hierarchical routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
    • H04L67/10—Network-specific arrangements or communication protocols supporting networked applications in which an application is distributed across nodes in the network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance or administration or management of packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources

Similar Documents

Publication Publication Date Title
Ramakrishna et al. GCA: Global congestion awareness for load balance in networks-on-chip
Lee et al. A scalable micro wireless interconnect structure for CMPs
Ben Ahmed et al. Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)
Ebrahimi et al. MD: minimal path-based fault-tolerant routing in on-chip networks
Dehghani et al. A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms
Ebrahimi Fully adaptive routing algorithms and region‐based approaches for two‐dimensional and three‐dimensional networks‐on‐chip
Moriam et al. Fault tolerant deadlock-free adaptive routing algorithms for hexagonal networks-on-chip
Kaleem et al. A survey on network on chip routing algorithms criteria
Teimouri et al. Power and performance efficient partial circuits in packet-switched networks-on-chip
Neishaburi et al. A fault tolerant hierarchical network on chip router architecture
Parandkar et al. Performance comparison of XY, OE and DY Ad routing algorithm by load variation analysis of 2-dimensional mesh topology based network-on-chip
Mortazavi et al. A fault-tolerant and congestion-aware architecture for wireless networks-on-chip
Alaei et al. H2WNoC: A honeycomb hardware-efficient wireless network-on-chip architecture
Dehghani et al. A novel approach to optimize fault-tolerant hybrid wireless network-on-chip architectures
Furhad et al. A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
Nezarat et al. Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators
Neishaburi et al. NISHA: A fault-tolerant NoC router enabling deadlock-free interconnection of subnets in hierarchical architectures
Furhad et al. An analysis of reducing communication delay in network-on-chip interconnect architecture
Mohan et al. Design and evaluation of 3D NoC routers with quality-of-service (QoS) mechanism for multi-core systems
Kaur On-chip Networks! Pushing Frontiers with the First Lady of Emerging Technologies
Silveira et al. Scenario preprocessing approach for the reconfiguration of fault-tolerant NoC-based MPSoCs
Pande et al. The (low) power of less wiring: Enabling energy efficiency in many-core platforms through wireless noc
Behrouz et al. Fault-tolerant routing algorithms in networks on-chip
Manzoor et al. Prime turn model and first last turn model: an adaptive deadlock free routing for network-on-chips
Somisetty et al. Congestion aware negative first routing with fair arbitration for network on chip