John et al., 2024 - Google Patents
Ai workbench-conceptual workflow to develop ai models for si/pi-applications in pcb developmentJohn et al., 2024
- Document ID
- 3819681334213049475
- Author
- John W
- Ecik E
- Shoaee N
- Withöft J
- Brüning R
- Götze J
- Publication year
- Publication venue
- 2024 IEEE Joint International Symposium on Electromagnetic Compatibility, Signal & Power Integrity: EMC Japan/Asia-Pacific International Symposium on Electromagnetic Compatibility (EMC Japan/APEMC Okinawa)
External Links
Snippet
This paper presents an initial concept for a so-called AI Workbench. It is based on corresponding preliminary work and experience from the EMC Workbench and the development of AI/ML models for SI/PI design problems. After introducing a process for …
- 238000011161 development 0 title abstract description 35
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
- G06F17/21—Text processing
- G06F17/24—Editing, e.g. insert/delete
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/74—Symbolic schematics
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/02—Component-based CAD
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7039892B2 (en) | Systems and methods for ensuring correct connectivity between circuit designs | |
US7159202B2 (en) | Methods, apparatus and computer program products for generating selective netlists that include interconnection influences at pre-layout and post-layout design stages | |
US6230305B1 (en) | Methods and apparatus for configuring schematic diagrams | |
US8296699B1 (en) | Method and system for supporting both analog and digital signal traffic on a single hierarchical connection for mixed-signal verification | |
US20030028630A1 (en) | Method and system for processing topology data and geometry data of networks | |
US8521483B1 (en) | Method and apparatus for concurrent design of modules across different design entry tools targeted to single simulation | |
US8196075B1 (en) | Generation of input/output models | |
US7424690B2 (en) | Interconnect integrity verification | |
US20090228848A1 (en) | Circuit verification apparatus, a method of circuit verification and circuit verification program | |
Sadrossadat et al. | Nonlinear electronic/photonic component modeling using adjoint state-space dynamic neural network technique | |
US20060064680A1 (en) | Extensible internal representation of systems with parallel and sequential implementations | |
US11720733B2 (en) | Integrated circuit design system and method | |
US20230153512A1 (en) | Electrical circuit design inspection system and method | |
John et al. | Ai workbench-conceptual workflow to develop ai models for si/pi-applications in pcb development | |
US7111275B2 (en) | Electronic circuit design analysis system | |
US20160125109A1 (en) | Polymorphic Circuit Simulation System | |
US7984398B1 (en) | Automated multiple voltage/power state design process and chip description system | |
WO2019041705A1 (en) | Odb++ file modification method and device and readable storage medium | |
Korolev et al. | The Implementation of the Cross-Cutting Design Technique of Electronic Communication Modules Using National Instruments Technologies | |
CN111400994B (en) | Netlist form verification method, netlist form verification device, computer equipment and storage medium | |
Sohofi et al. | System‐level assertions: approach for electronic system‐level verification | |
Krinke et al. | From Constraints to Tape-Out: Towards a Continuous AMS Design Flow | |
Nimych et al. | REVIEW OF MATHEMATICAL SUPPORT AND SOFTWARE FOR DESIGN OF SHF DEVICES | |
CN116681030B (en) | Signing checking method, device, equipment and storage medium | |
Vasetska | A study of the electric circuit modelling and simulation software efficiency and their accuracy, speed and ease of use comparison |