[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Yadav et al., 2017 - Google Patents

Low power high speed 1-bit full adder circuit design in DSM technology

Yadav et al., 2017

Document ID
3482331955711291985
Author
Yadav A
Shrivastava B
Dadoria A
Publication year
Publication venue
2017 International Conference on Information, Communication, Instrumentation and Control (ICICIC)

External Links

Snippet

In today's high-speed communication world the usage of electronics portable devices is increasing day by day, as the devices are portable and compact it has to satisfy the need of low power dissipation and minimum area requirement along with the high speed. A one bit …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details

Similar Documents

Publication Publication Date Title
Yadav et al. Low power high speed 1-bit full adder circuit design at 45nm CMOS technology
Kumar et al. Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate
Vigneswaran et al. A novel low power, high speed 14 transistor CMOS full adder cell with 50% improvement in threshold loss problem
Pattnaik et al. Design and implementation of different types of full adders in ALU and leakage minimization
Kumar et al. A new low power single bit full adder design with 14 transistors using novel 3 transistors XOR gate
Yadav et al. Low power high speed 1-bit full adder circuit design in DSM technology
Valsalan et al. CMOS-DRPTL adder topologies
Kumre et al. Implementation of radix 4 booth multiplier using MGDI technique
Mahendran CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications
Murthy et al. A novel design of multiplexer based full-adder cell for power and propagation delay optimizations
Devi et al. Design of full subtractor using DPL logic and MTCMOS technique to reduce the leakage current and area
Basak et al. Design and analysis of a robust, high speed, energy efficient 18 transistor 1-bit full adder cell, modified with the concept of MVT scheme
Hemalatha et al. Low Power High Speed GDI 4-bit RCA Circuit design using 45nm CMOS Technology.
Datta et al. A novel power efficient N-MOS based 1-bit full adder
Hussain et al. A high-performance hybrid full adder circuit
Pathak et al. Adiabatic logic for low power digital design
Hussain et al. An energy efficient and fast hybrid full adder circuit
Singh et al. Design methodologies for low power and high speed full adder
Senthilpari et al. An efficient EPI and energy consumption of 32 bit ALU using Shannon theorem based adder approach
Maeen et al. On the design of low power 1-bit full adder cell
Kumar Design of 9-transistor single bit full adder
Kumar et al. A new energy efficient full adder design for arithmetic applications
Sailaja et al. Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design
Tripati et al. A Efficient Low-Power High Speed Digital Circuit Design by using 1-bit GDI Full Adder Circuit
Chandel et al. Low Power 10T XOR based 1 Bit Full Adder