Zhou et al., 2014 - Google Patents
On design and formal verification of SNSP: a novel real-time communication protocol for safety-critical applicationsZhou et al., 2014
- Document ID
- 344188414022473995
- Author
- Zhou R
- Li C
- Min R
- Yu Q
- Gu F
- Zhou Q
- Hung J
- Li K
- Wang X
- Publication year
- Publication venue
- The Journal of Supercomputing
External Links
Snippet
The correct operation of time-triggered protocols highly depends on the well-synchronized clocks of the system. To maintain the global time, one strict constraint must be exerted on communication activities (eg temporal padding and sparse time base etc.), which not only …
- 238000004891 communication 0 title abstract description 57
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/2097—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements maintaining the standby controller/processing unit updated
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/40—Bus networks
- H04L2012/40208—Bus networks characterized by the use of a particular bus standard
- H04L2012/40215—Controller Area Network CAN
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/40—Bus networks
- H04L2012/40208—Bus networks characterized by the use of a particular bus standard
- H04L2012/40241—Flexray
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/42—Loop networks
- H04L12/427—Loop networks with decentralised control
- H04L12/43—Loop networks with decentralised control with synchronous transmission, e.g. time division multiplex [TDM], slotted rings
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0641—Change of the master or reference, e.g. take-over or failure of the master
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Short et al. | Fault-tolerant time-triggered communication using CAN | |
Dutertre et al. | Modeling and verification of a fault-tolerant real-time startup protocol using calendar automata | |
Álvarez et al. | Fault tolerance in highly reliable ethernet-based industrial systems | |
Ferreira et al. | Combining operational flexibility and dependability in FTT-CAN | |
Zhou et al. | On design and formal verification of SNSP: a novel real-time communication protocol for safety-critical applications | |
Mubeen et al. | Extracting timing models from component-based multi-criticality vehicular embedded systems | |
Ballesteros et al. | Towards preventing error propagation in a real-time Ethernet switch | |
Gujarati et al. | When is CAN the weakest link? A bound on failures-in-time in CAN-based real-time systems | |
Hermant et al. | Implementing reliable distributed real-time systems with the Θ-model | |
Gupta et al. | Real-Time and Distributed Real-Time Systems: Theory and Applications | |
Lin et al. | Reliability and stability survey on CAN-based avionics network for small aircraft | |
Maier | Event-triggered communication on top of time-triggered architecture | |
Kammerer et al. | A router for the containment of timing and value failures in CAN | |
SanthoshKumar | Modelling and verification of the flexray startup mechanism using UPPAAL model checker | |
Zhou et al. | Formal verification of fault-tolerant and recovery mechanisms for safe node sequence protocol | |
Gujarati | Towards “Ultra-Reliable” CPS: Reliability Analysis of Distributed Real-Time Systems | |
Sheena et al. | A review on formal verification of basic algorithms in time triggered architecture | |
Atik | A new fault-tolerant real-time ethernet protocol: Design and evaluation | |
Desai et al. | Approximate synchrony: An abstraction for distributed time-synchronized systems | |
Ryan et al. | Interactive consistency on a time-triggered real-time control network | |
Zaidi et al. | Design and simulation of the Timed Triggered Protocol (TTP) using agents | |
Marques | Efficient Time-domain Error Recovery Methods for Flexible Time-triggered Systems | |
Rufino et al. | Control of inaccessibility in CANELy | |
Ivkovic et al. | Verifying worst case delays in controller area network | |
Sedaghat et al. | Classification of activated faults in the FlexRay-based networks |