[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Dao et al., 1977 - Google Patents

Multivalued integrated injection logic

Dao et al., 1977

Document ID
3272172000239961923
Author
Dao T
McCluskey E
Russell L
Publication year
Publication venue
IEEE Transactions on Computers

External Links

Snippet

Multivalued Integrated Injection Logic Page 1 IEEE TRANSACTIONS ON COMPUTERS, VOL. C-26, NO. 12, DECEMBER 1977 further investigation into other technologies (I2L) and with the generalization to n-valued circuits. REFERENCES [1] H. Dunderdale, "Current mode circuits …
Continue reading at www.computer.org (other versions)

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037Bistable circuits
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733Controllable logic circuits
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation

Similar Documents

Publication Publication Date Title
Dao et al. Multivalued integrated injection logic
Mazumder et al. Digital circuit applications of resonant tunneling devices
EP0094234B1 (en) Combinational logic structure using pass transistors
Wu et al. C. m. o. s. ternary logic circuits
US3816725A (en) Multiple level associative logic circuits
Smith The prospects for multivalued logic: A technology and applications view
Mouftah et al. Design of ternary COS/MOS memory and sequential circuits
Dao Threshold I/sup 2/L and its applications to binary symmetric functions and multivalued logic
Kameyama et al. Design and implementation of quaternary NMOS integrated circuits for pipelined image processing
US5563530A (en) Multi-function resonant tunneling logic gate and method of performing binary and multi-valued logic
EP0074722A2 (en) Multilevel logic circuit
US4157589A (en) Arithmetic logic apparatus
Vranesic et al. Engineering aspects of multi-valued logic systems
Hallworth et al. Semiconductor circuits for ternary logic
EP0270219A2 (en) Reduced parallel EXCLUSIVE OR and EXCLUSIVE NOR gate
US4914614A (en) Multivalued ALU
US5227993A (en) Multivalued ALU
SHIBATA et al. Neuron MOS voltage-mode circuit technology for multiple-valued logic
Etiemble et al. Implementation of ternary circuits with-binary integrated circuits
Brilman et al. A 4-valued ECL encoder and decoder circuit
Dao et al. Multilevel I 2 L with threshold gates
Morisue et al. A novel ternary logic circuit using Josephson junction
US3885169A (en) Storage-processor element including a bistable circuit and a steering circuit
US3423577A (en) Full adder stage utilizing dual-threshold logic
Li et al. A novel Josephson adder without carry propagation delay