Vittoz, 1997 - Google Patents
Pseudo-resistive networks and their applications to analog collective computationVittoz, 1997
View PDF- Document ID
- 3237753127376555253
- Author
- Vittoz E
- Publication year
- Publication venue
- International Conference on Artificial Neural Networks
External Links
Snippet
The basic concept of using a standard MOS transistor as a pseudoconductance is explained. It offers the possibility to implement any network of linear resistors by means of transistors only, and to control the value of each of these pseudo-resistors by a voltage or a …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/18—Arrangements for performing computing operations, e.g. operational amplifiers for integration or differentiation; for forming integrals
- G06G7/184—Arrangements for performing computing operations, e.g. operational amplifiers for integration or differentiation; for forming integrals using capacitative elements
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Vittoz | Pseudo-resistive networks and their applications to analog collective computation | |
| Vittoz | Analog VLSI signal processing: Why, where, and how? | |
| Maher et al. | Implementing neural architectures using analog VLSI circuits | |
| Moini et al. | An insect vision-based motion detection chip | |
| Varrientos et al. | A current-mode cellular neural network implementation | |
| US5010512A (en) | Neural network having an associative memory that learns by example | |
| US7042273B2 (en) | Electronic array having nodes and methods | |
| US5130563A (en) | Optoelectronic sensory neural network | |
| Ramírez-Angulo et al. | MITE circuits: The continuous-time counterpart to switched-capacitor circuits | |
| US5305250A (en) | Analog continuous-time MOS vector multiplier circuit and a programmable MOS realization for feedback neural networks | |
| US4961005A (en) | Programmable neural circuit implementable in CMOS very large scale integration | |
| Liu | Silicon retina with adaptive filtering properties | |
| US5255362A (en) | Photo stimulated and controlled imaging neural network | |
| Andreou et al. | A 48,000 pixel, 590,000 transistor silicon retina in current-mode subthreshold CMOS | |
| US6476662B2 (en) | Electronic array and methods | |
| Reed et al. | A multiple-input OTA circuit for neural networks | |
| US5206541A (en) | Current-mode based analog circuits for synthetic neural systems | |
| Indiveri | Winner-take-all networks with lateral excitation | |
| Salam et al. | An analog MOS implementation of the synaptic weights for feedback neural nets | |
| US5223754A (en) | Resistive fuse circuits for image segmentation and smoothing | |
| Yagi et al. | A parallel analog intelligent vision sensor with a variable receptive field | |
| Nabet | Electronic hardware for vision modeling | |
| Chiu et al. | The design of rotation-invariant pattern recognition using the silicon retina | |
| Nilson et al. | Shunting neural network photodetector arrays in analog CMOS | |
| Heim et al. | Precise analog synapse for Kohonen feature maps |