Huang et al., 2016 - Google Patents
Panzer: A 6× 6 photonic router for optical network on chipHuang et al., 2016
View PDF- Document ID
- 3165629608196484379
- Author
- Huang L
- Wang K
- Qi S
- Gu H
- Yang Y
- Publication year
- Publication venue
- IEICE Electronics Express
External Links
Snippet
Photonic interconnection network plays an increasingly significant role in on-chip microarchitecture. As the heart of optical network on chips, the photonic routers implement the function of routing package from input ports to output ports. In this letter, we proposed …
- 230000003287 optical 0 title abstract description 35
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
- G02B6/00—Light guides
- G02B6/10—Light guides of the optical waveguide type
- G02B6/12—Light guides of the optical waveguide type of the integrated circuit kind
- G02B6/122—Light guides of the optical waveguide type of the integrated circuit kind basic optical elements, e.g. light-guiding paths
- G02B6/125—Bends, branchings or intersections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0005—Switch and router aspects
- H04Q2011/0007—Construction
- H04Q2011/0024—Construction using space switching
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0005—Switch and router aspects
- H04Q2011/0052—Interconnection of switches
- H04Q2011/0056—Clos
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/06—Deflection routing, e.g. hot-potato routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Switching fabric construction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding through a switch fabric
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Gu et al. | A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip | |
Pasricha et al. | OPAL: A multi-layer hybrid photonic NoC for 3D ICs | |
Gu et al. | A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip | |
Ye et al. | 3-D mesh-based optical network-on-chip for multiprocessor system-on-chip | |
Le Beux et al. | Optical ring network-on-chip (ORNoC): Architecture and design methodology | |
Ye et al. | A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip | |
Wu et al. | An inter/intra-chip optical network for manycore processors | |
Guo et al. | Low insertion loss and non-blocking microring-based optical router for 3D optical network-on-chip | |
Morris et al. | Dynamic reconfiguration of 3d photonic networks-on-chip for maximizing performance and improving fault tolerance | |
Koohi et al. | All-optical wavelength-routed NoC based on a novel hierarchical topology | |
Koohi et al. | All-optical wavelength-routed architecture for a power-efficient network on chip | |
Zhang et al. | A multilayer nanophotonic interconnection network for on-chip many-core communications | |
Tan et al. | Venus: A low-latency, low-loss 3-D hybrid network-on-chip for kilocore systems | |
Chen et al. | A hierarchical optical network-on-chip using central-controlled subnet and wavelength assignment | |
Wang et al. | Low-loss high-radix integrated optical switch networks for software-defined servers | |
Ahmed et al. | PHENIC: Silicon photonic 3D-network-on-chip architecture for high-performance heterogeneous many-core system-on-chip | |
Petracca et al. | Photonic NoCs: System-level design exploration | |
Zhu et al. | A 3D multilayer optical network on chip based on mesh topology | |
Huang et al. | Panzer: A 6× 6 photonic router for optical network on chip | |
Chen et al. | A power efficient and compact optical interconnect for network-on-chip | |
Ahmed et al. | Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2d-phenic) | |
Fotouhi et al. | Enabling scalable disintegrated computing systems with AWGR-based 2.5 D interconnection networks | |
Kaliraj et al. | Performance evaluation of reliability aware photonic network-on-chip architectures | |
Li et al. | A hybrid packet-circuit switched router for optical network on chip | |
CN107220209B (en) | Three-dimensional optical network-on-chip architecture based on faults, communication method and optical router |