[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kibria et al., 2022 - Google Patents

Fsmx: Finite state machine extraction from flattened netlist with application to security

Kibria et al., 2022

View PDF
Document ID
3103413665391216957
Author
Kibria R
Farzana N
Farahmandi F
Tehranipoor M
Publication year
Publication venue
2022 IEEE 40th VLSI Test Symposium (VTS)

External Links

Snippet

A number of security vulnerability assessments require accurate and fast extraction of the finite state machines (FSMs) in the circuit. FSM should be accurately extracted for watermark insertion, FSM-based logic locking, fault injection assessment of control paths in a system …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/55—Detecting local intrusion or implementing counter-measures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H04L63/14—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic
    • H04L63/1433—Vulnerability analysis

Similar Documents

Publication Publication Date Title
Farahmandi et al. System-on-chip security
Meade et al. Netlist reverse engineering for high-level functionality reconstruction
Farahmandi et al. Trojan localization using symbolic algebra
Plaza et al. Solving the third-shift problem in IC piracy with test-aware logic locking
US11475168B2 (en) CAD framework for power side-channel vulnerability assessment
Fyrbiak et al. Graph similarity and its applications to hardware security
Nahiyan et al. Script: A cad framework for power side-channel vulnerability assessment using information flow tracking and pattern generation
Limaye et al. Valkyrie: Vulnerability assessment tool and attack for provably-secure logic locking techniques
Hu et al. Fun-SAT: Functional corruptibility-guided SAT-based attack on sequential logic encryption
Kibria et al. Fsmx: Finite state machine extraction from flattened netlist with application to security
Islam et al. High-level synthesis of key-obfuscated RTL IP with design lockout and camouflaging
Karmakar et al. A cellular automata guided finite-state-machine watermarking strategy for IP protection of sequential circuits
Kumar et al. Detection of hardware Trojan in SEA using path delay
Plaza et al. Protecting integrated circuits from piracy with test-aware logic locking
Sengupta et al. Breaking CAS-lock and its variants by exploiting structural traces
Rahman et al. ReTrustFSM: toward RTL hardware obfuscation-a hybrid FSM approach
Alaql et al. Saro: Scalable attack-resistant logic locking
Hoque et al. Hidden in plaintext: An obfuscation-based countermeasure against FPGA bitstream tampering attacks
Baehr et al. Open source hardware design and hardware reverse engineering: A security analysis
Rahman et al. Practical Implementation of robust state-space obfuscation for hardware IP protection
Meade et al. IP protection through gate-level netlist security enhancement
Azriel et al. Using scan side channel to detect IP theft
Meade et al. Neta: when ip fails, secrets leak
Patnaik et al. Hide and seek: Seeking the (un)-hidden key in provably-secure logic locking techniques
Das et al. PSC-watermark: power side channel based IP watermarking using clock gates