[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

DeVogeleer et al., 2014 - Google Patents

Modeling the temperature bias of power consumption for nanometer-scale cpus in application processors

DeVogeleer et al., 2014

View PDF
Document ID
310706252257293211
Author
DeVogeleer K
Memmi G
Jouvelot P
Coelho F
Publication year
Publication venue
2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)

External Links

Snippet

We introduce and experimentally validate a new macro-level model of the CPU temperature/power relationship within nanometer-scale application processors or system-on- chips. By adopting a holistic view, this model is able to take into account many of the …
Continue reading at arxiv.org (PDF) (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5036Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16Constructional details or arrangements
    • G06F1/20Cooling means
    • G06F1/206Cooling means comprising thermal management
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081Layout analysis, e.g. layout verification, design rule check
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26Power supply means, e.g. regulation thereof
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78Power analysis and optimization
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]

Similar Documents

Publication Publication Date Title
DeVogeleer et al. Modeling the temperature bias of power consumption for nanometer-scale cpus in application processors
Sapatnekar Overcoming variations in nanometer-scale technologies
Liu et al. Accurate temperature-dependent integrated circuit leakage power estimation is easy
Cheng et al. Electrothermal analysis of VLSI systems
Long et al. Thermal monitoring mechanisms for chip multiprocessors
Pedram et al. Thermal modeling, analysis, and management in VLSI circuits: Principles and methods
Ukhov et al. Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems
Cook et al. Fast electromigration stress evolution analysis for interconnect trees using Krylov subspace method
Dev et al. Power mapping and modeling of multi-core processors
Hankin et al. Hotgauge: A methodology for characterizing advanced hotspots in modern and next generation processors
Li et al. Parameterized architecture-level dynamic thermal models for multicore microprocessors
Zhang et al. Chip level thermal profile estimation using on-chip temperature sensors
Chen et al. Fast full-chip parametric thermal analysis based on enhanced physics enforced neural networks
Gaidhane et al. Design Exploration of 14nm FinFET for Energy Efficient Cryogenic Computing
Shen et al. Statistical modeling and analysis of chip-level leakage power by spectral stochastic method
Zarębski et al. SPICE‐aided modelling of dc characteristics of power bipolar transistors with self‐heating taken into account
TW201643759A (en) Systems, methods and computer program products for analyzing performance of semiconductor devices
US20150073738A1 (en) Determining process variation using device threshold sensitivites
US10386395B1 (en) Subcircuit physical level power monitoring technology for real-time hardware systems and simulators
Li et al. Investigation of transient two-stage thermal equivalent RC network of SOI-MOSFETs using nano double-pulse measurement
Zhuang et al. Dynamic analysis of power delivery network with nonlinear components using matrix exponential method
Lee et al. An efficient method for analyzing on-chip thermal reliability considering process variations
Lee et al. NUMANA: A hybrid numerical and analytical thermal simulator for 3-D ICs
Lin et al. An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management
Shen et al. A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation