Talati et al., 2020 - Google Patents
mmpu—a real processing-in-memory architecture to combat the von neumann bottleneckTalati et al., 2020
- Document ID
- 296236450805439515
- Author
- Talati N
- Ben-Hur R
- Wald N
- Haj-Ali A
- Reuben J
- Kvatinsky S
- Publication year
- Publication venue
- Applications of Emerging Memory Technology: Beyond Storage
External Links
Snippet
Data transfer between processing and memory units in modern computing systems is their main performance and energy-efficiency bottleneck, commonly known as the von Neumann bottleneck. Prior research attempts to alleviate the problem by moving the computing units …
- 238000011030 bottleneck 0 title abstract description 21
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0021—Auxiliary circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selections, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Talati et al. | mmpu—a real processing-in-memory architecture to combat the von neumann bottleneck | |
US11915741B2 (en) | Apparatuses and methods for logic/memory devices | |
Li et al. | Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories | |
Zabihi et al. | In-memory processing on the spintronic CRAM: From hardware design to application mapping | |
Ali et al. | In-memory low-cost bit-serial addition using commodity DRAM technology | |
US11010085B2 (en) | Apparatuses and methods for data movement | |
Chi et al. | Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory | |
US10996959B2 (en) | Hybrid processor | |
Nguyen et al. | A classification of memory-centric computing | |
CN107408404B (en) | Apparatus and methods for memory devices as storage of program instructions | |
US9361957B2 (en) | Lower energy consumption and high speed computer system and a marching main memory adapted for the computer system, without the memory bottleneck | |
JP6785738B2 (en) | DRAM-based processing unit | |
JP2018073402A (en) | Dram-based processing unit | |
Morad et al. | Resistive GP-SIMD processing-in-memory | |
US11126550B1 (en) | Integrating a resistive memory system into a multicore CPU die to achieve massive memory parallelism | |
Gebregiorgis et al. | A survey on memory-centric computer architectures | |
Talati et al. | CONCEPT: A column-oriented memory controller for efficient memory and PIM operations in RRAM | |
Chang et al. | DASM: Data-streaming-based computing in nonvolatile memory architecture for embedded system | |
Smagulova et al. | Resistive neural hardware accelerators | |
US20220188606A1 (en) | Memory Configuration to Support Deep Learning Accelerator in an Integrated Circuit Device | |
Khan et al. | The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview | |
Kvatinsky | Real processing-in-memory with memristive memory processing unit (mMPU) | |
Reuben et al. | A taxonomy and evaluation framework for memristive logic | |
Jagasivamani et al. | Memory-systems challenges in realizing monolithic computers | |
Bottleneck | mMPU—A Real Processing-in-Memory Architecture to Combat the von |