[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Feiten et al., 2012 - Google Patents

# SAT-based vulnerability analysis of security components—A case study

Feiten et al., 2012

Document ID
2954010177274839585
Author
Feiten L
Sauer M
Schubert T
Czutro A
Böhl E
Polian I
Becker B
Publication year
Publication venue
2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)

External Links

Snippet

In this paper we describe a new approach to assess a circuit's vulnerability to fault attacks. This is achieved through analysis of the circuit's design specification, making use of modern SAT solving techniques. For each injectable fault, a corresponding SAT instance is …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/55—Detecting local intrusion or implementing counter-measures
    • G06F21/556—Detecting local intrusion or implementing counter-measures involving covert channels, i.e. data leakage between processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Hu et al. An overview of hardware security and trust: Threats, countermeasures, and design tools
Becker et al. Stealthy dopant-level hardware trojans: extended version
US11475168B2 (en) CAD framework for power side-channel vulnerability assessment
Koteshwara et al. Key-based dynamic functional obfuscation of integrated circuits using sequentially triggered mode-based design
Feiten et al. # SAT-based vulnerability analysis of security components—A case study
CA2733667C (en) Method for detecting abnormalities in a cryptographic circuit protected by differential logic, and circuit for implementing said method
Joy Persial et al. Side channel attack-survey
Huang et al. Trigger identification using difference-amplified controllability and dynamic transition probability for hardware trojan detection
Shen et al. A comparative investigation of approximate attacks on logic encryptions
Lyu et al. Automated test generation for Trojan detection using delay-based side channel analysis
Hussain et al. BIST-PUF: Online, hardware-based evaluation of physically unclonable circuit identifiers
Tomashevich et al. Protecting cryptographic hardware against malicious attacks by nonlinear robust codes
Zhao et al. Applying chaos theory for runtime hardware Trojan monitoring and detection
Sebt et al. Circuit enclaves susceptible to hardware Trojans insertion at gate‐level designs
Kareem et al. Physical unclonable functions based hardware obfuscation techniques: a state of the art
Hoque et al. Trust issues in microelectronics: The concerns and the countermeasures
Khalid et al. SIMCom: Statistical sniffing of inter-module communications for runtime hardware trojan detection
Krieg et al. A process for the detection of design-level hardware Trojans using verification methods
Sweeney et al. Sensitivity analysis of locked circuits
Maistri et al. A novel double-data-rate AES architecture resistant against fault injection
Feiten et al. Formal vulnerability analysis of security components
Tang et al. MPFA: an efficient multiple faults-based persistent fault analysis method for low-cost FIA
Rashidi Fault-tolerant and error-correcting 4-bit S-boxes for cryptography applications with multiple errors detection
Moratelli et al. A cryptography core tolerant to DFA fault attacks
Maistri et al. Evaluation of register-level protection techniques for the Advanced Encryption Standard by multi-level fault injections