der Spiegel et al., 1989 - Google Patents
A general purpose analog neural computerder Spiegel et al., 1989
- Document ID
- 2948061063915819901
- Author
- der Spiegel V
- et al.
- Publication year
- Publication venue
- International 1989 Joint Conference on Neural Networks
External Links
Snippet
The design of a programmable analog neural computer and simulator is described. The machine is intended for real-world real-time computations such as vision, acoustics, or robotics and the development of special-purpose neural nets. The computer is scalable and …
- 230000001537 neural 0 title abstract description 12
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/10—Simulation on general purpose computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/14—Arrangements for performing computing operations, e.g. operational amplifiers for addition or subtraction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06J—HYBRID COMPUTING ARRANGEMENTS
- G06J1/00—Hybrid computing arrangements
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5155802A (en) | General purpose neural computer | |
US4951239A (en) | Artificial neural network implementation | |
US4947482A (en) | State analog neural network and method of implementing same | |
Liao | Neural networks in hardware: A survey | |
US4943931A (en) | Digital artificial neural processor | |
JPH06505352A (en) | Electronic neural network hardware | |
Hirai et al. | A digital neuro-chip with unlimited connectability for large scale neural networks | |
der Spiegel | A general purpose analog neural computer | |
Ramacher et al. | Multiprocessor and memory architecture of the neurocomputer SYNAPSE-1 | |
Eberhardt et al. | Analog VLSI neural networks: Implementation issues and examples in optimization and supervised learning | |
Mueller et al. | Design and fabrication of VLSI components for a general purpose analog neural computer | |
Graf et al. | A CMOS associative memory chip based on neural networks | |
Heemskerk | Overview of neural hardware | |
Reed et al. | A multiple-input OTA circuit for neural networks | |
JPH0259854A (en) | Digital neuron circuit network | |
Ramacher | Guide lines to VLSI design of neural nets | |
Beerhold et al. | Pulse-processing neural net hardware with selectable topology and adaptive weights and delays | |
Mueller et al. | A programmable analog neural computer and simulator | |
Murray et al. | Pulse stream VLSI neural networks | |
Reynolds et al. | An Integrated CMOS/Memristor Bio-Processor for Re-configurable Neural Signal Processing | |
Ramacher et al. | Fine-grain system architectures for systolic emulation of neural algorithms | |
Van der Spiegel et al. | Large scale analog neural computer with programmable architecture and programmable time constants for temporal pattern analysis | |
Webster | Artificial neural networks and their application to weapons | |
Daud et al. | High-resolution synaptic weights and hardware-in-the-loop learning | |
Van den Bout et al. | Scalable VLSI implementations for neural networks |