[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Hung, 1988 - Google Patents

The design of a single chip logic state analyzer

Hung, 1988

View PDF
Document ID
2686786286221176163
Author
Hung S
Publication year

External Links

Snippet

The design of a single chip logic state analyzer Page 1 AN ABSTRACT OF THE THESIS OF Shih-Chuan Hung for the degree of Master of Science in Electrical and Computer Engineering presented on August 5, 1988 Title: THE DESIGN OF A SINGLE-CHIP LOGIC STATE ANALYZER …
Continue reading at ir.library.oregonstate.edu (PDF) (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5022Logic simulation, e.g. for logic circuit operation
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3183Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5045Circuit design
    • G06F17/5054Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3636Software debugging by tracing the execution of the program
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/319Tester hardware, i.e. output processing circuit
    • G01R31/31903Tester hardware, i.e. output processing circuit tester configuration
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/263Generation of test inputs, e.g. test vectors, patterns or sequences; with adaptation of the tested hardware for testability with external testers
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3648Software debugging using additional hardware
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832Specific tests of electronic circuits not provided for elsewhere
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70Fault tolerant, i.e. transient fault suppression
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric

Similar Documents

Publication Publication Date Title
US9064068B1 (en) Debuggable opaque IP
US8392859B2 (en) Method and system for debugging using replicated logic and trigger logic
JP3872954B2 (en) System and method for identifying finite state machines and inspecting circuit designs
US7836416B2 (en) Hardware-based HDL code coverage and design analysis
TW451129B (en) Semiconductor integrated circuit evaluation system
US7962869B2 (en) Method and system for debug and test using replicated logic
US7478346B2 (en) Debugging system for gate level IC designs
JPH10232890A (en) Integrated logic analyzer for programmable logic circuit
US6263301B1 (en) Method and apparatus for storing and viewing data generated from a computer simulation of an integrated circuit
EP1913410B1 (en) Method and system for debug and test using replicated logic
KR20000017333A (en) Semiconductor integrated circuit design and evaluation system
Hutchings et al. Designing and debugging custom computing applications
US6697773B1 (en) Using assignment decision diagrams with control nodes for sequential review during behavioral simulation
KR20040007463A (en) Method and apparatus for design validation of complex ic without using logic simulation
US7584456B1 (en) Method and apparatus for debugging embedded systems having read only memory
US6725187B1 (en) Latch inference using dataflow analysis
JP4213306B2 (en) Program debugging device for semiconductor testing
Hung The design of a single chip logic state analyzer
Rajsuman Extending EDA environment from design to test
Das et al. Implementation of a testing environment for digital IP cores
Kumar et al. Designing a custom DSP circuit using VHDL
JPH10254915A (en) System for electronic circuit test
Deng et al. A Standalone FPGA-test Platform with Bi-directional Ports Supported
Das et al. Altera Max Plus II Development Environment in Fault Simulation and Test Implementation of Embedded: Cores-Based Sequential Circuits
CN115292760A (en) Chip verification system, method and computer readable storage medium