[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Montméat et al., 2017 - Google Patents

Study of a silicon/glass bonded structure with a UV-curable adhesive for temporary bonding applications

Montméat et al., 2017

Document ID
2460731380201567878
Author
Montméat P
Enot T
Dutra M
Pellat M
Fournel F
Publication year
Publication venue
Microelectronic Engineering

External Links

Snippet

This paper concerns the study of a temporary bonding process: 3M TM Wafer Support System. This process is dedicated to the handling of thin silicon wafers with a glass carrier bonded with a UV curable polymer. The dismounting process is achieved after a laser …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Characterised by the substrate

Similar Documents

Publication Publication Date Title
Montméat et al. Study of a silicon/glass bonded structure with a UV-curable adhesive for temporary bonding applications
JP5558531B2 (en) Method of mounting device wafer reversely on carrier substrate
US9991150B2 (en) Procedure of processing a workpiece and an apparatus designed for the procedure
KR101898121B1 (en) A procedure of processing a workpiece and an apparatus designed for the precedure
EP2575163B1 (en) Improved debonding equipment and methods for debonding temporary bonded wafers
US9064686B2 (en) Method and apparatus for temporary bonding of ultra thin wafers
Hermanowski Thin wafer handling—Study of temporary wafer bonding materials and processes
US9768107B2 (en) Method of providing a flexible semiconductor device and flexible semiconductor device thereof
KR20160107204A (en) Cyclic olefin polymer compositions and polysiloxane release layers for use in temporary wafer bonding processes
Charbonnier et al. Integration of a temporary carrier in a TSV process flow
Abadie et al. Application of temporary adherence to improve the manufacturing of 3D thin silicon wafers
US20110290415A1 (en) Apparatus and method for detaping an adhesive layer from the surface of ultra thin wafers
JP4246758B2 (en) Manufacturing method of FPD
Kubo et al. Development of new concept thermoplastic temporary adhesive for 3D-IC integration
Montméat et al. Polymer bonding temperature impact on bonded stack morphology and adherence energy
Montméat et al. Development and adhesion characterization of a silicon wafer for temporary bonding
Montméat et al. Temporary polymer bonding for the manufacturing of thin wafers: An innovative low temperature process
Montméat et al. Origin of the TTV of thin films obtained by temporary bonding ZoneBond® technology
Phommahaxay et al. Demonstration of a novel low cost single material temporary bond solution for high topography substrates based on a mechanical wafer debonding and innovative adhesive removal
Gatty et al. Temporary wafer bonding and debonding by an electrochemically active polymer adhesive for 3D integration
Farrens et al. Thin wafer handling challenges and emerging solutions
Puligadda Temporary Bonding Material Requirements
Pargfrieder et al. 3D integration with TSV: temporary bonding and debonding.
McCutcheon et al. Advanced thin wafer support processes for temporary wafer bonding
JP2008003571A (en) Sealing material for manufacturing fpd, method of manufacturing fpd, and fpd