[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Hisada et al., 2014 - Google Patents

Effect of thermal properties of interposer material on thermal performance of 2.5 D package

Hisada et al., 2014

Document ID
2380356244231985484
Author
Hisada T
Yamada Y
Publication year
Publication venue
2014 International Conference on Electronics Packaging (ICEP)

External Links

Snippet

2.5 D packages that utilize an interposer capable of fine patterning are gaining prominence for applications that require high data transmission rate, wide I/O bus, and higher integration of functionality. There are various interposer materials proposed such as silicon, glass, and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/427—Cooling by change of state, e.g. use of heat pipes

Similar Documents

Publication Publication Date Title
US11133237B2 (en) Package with embedded heat dissipation features
US8299590B2 (en) Semiconductor assembly having reduced thermal spreading resistance and methods of making same
US9209163B2 (en) Package-on-package structures
US7489033B2 (en) Electronic assembly with hot spot cooling
Yoon et al. Fanout flipchip eWLB (embedded wafer level ball grid array) technology as 2.5 D packaging solutions
US10269676B2 (en) Thermally enhanced package-on-package (PoP)
US9196575B1 (en) Integrated circuit package with cavity in substrate
US9240394B1 (en) Stacked chips attached to heat sink having bonding pads
US20140151880A1 (en) Package-on-package structures
KR20070120917A (en) Thermal improvement for hotspots on dies in integrated circuit packages
Hong et al. Design guideline of 2.5 D package with emphasis on warpage control and thermal management
US20060060952A1 (en) Heat spreader for non-uniform power dissipation
TW201442203A (en) Package-on-package structures
Tonapi et al. An overview of thermal management for next generation microelectronic devices
Hisada et al. Effect of thermal properties of interposer material on thermal performance of 2.5 D package
Mallik et al. Flip-Chip packaging for nanoscale silicon logic devices: Challenges and opportunities
KR102667427B1 (en) Semiconductor package system
CN111883496A (en) Three-dimensional stacked package heat dissipation structure based on wafer reconstruction process and manufacturing method thereof
Hisada et al. Computational analysis on thermal performance of 2.5 D package
Lin et al. High thermal assembly solution for large FOEB chiplets integrated package in HPC application
TWM627599U (en) Package structure
Liu et al. Optimal design analysis for thermal performance of high power 2.5 D package
Hisada et al. FEM analysis on mechanical stress of 2.5 D package interposers
Zhang et al. Design considerations for 2.5-D and 3-D integration accounting for thermal constraints
US10679919B2 (en) High thermal release interposer