[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Mutlu et al., 2009 - Google Patents

Parametric analysis to determine accurate interconnect extraction corners for design performance

Mutlu et al., 2009

View PDF
Document ID
2318840723704764184
Author
Mutlu A
Le J
Molina R
Celik M
Publication year
Publication venue
2009 10th International Symposium on Quality Electronic Design

External Links

Snippet

In this paper we propose a technique to determine accurate interconnect extraction corners for a 65-nm design using parametric RC extraction and timing analysis. We calculate the sensitivity of a design metric such as hold slack to each interconnect variation parameter …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof

Similar Documents

Publication Publication Date Title
US8572537B2 (en) Accurate parasitic capacitance extraction for ultra large scale integrated circuits
Sylvester et al. Analytical modeling and characterization of deep-submicrometer interconnect
Ye et al. TSV open defects in 3D integrated circuits: Characterization, test, and optimal spare allocation
US7835888B2 (en) Method and apparatus for extracting characteristic of semiconductor integrated circuit
Lee et al. Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling
Bamberg et al. High-level energy estimation for submicrometric TSV arrays
WO2010011448A2 (en) Predictive modeling of interconnect modules for advanced on-chip interconnect technology
US20050206394A1 (en) Measurement of integrated circuit interconnect process parameters
Verma et al. Effects of process variation in VLSI interconnects–a technical review
US8495532B2 (en) Systems and methods for creating frequency-dependent RC extraction netlist
Mutlu et al. Parametric analysis to determine accurate interconnect extraction corners for design performance
Nagaraj et al. Benchmarks for interconnect parasitic resistance and capacitance
Demircan Effects of interconnect process variations on signal integrity
Chen et al. Backend dielectric chip reliability simulator for complex interconnect geometries
Zhuo et al. Silicon-validated power delivery modeling and analysis on a 32-nm DDR I/O interface
Kurokawa et al. Interconnect modeling: A physical design perspective
Mutlu et al. An exploratory study on statistical timing analysis and parametric yield optimization
Sylvester et al. Modeling the impact of back-end process variation on circuit performance
Sinha et al. A new flexible algorithm for random yield improvement
US7272808B1 (en) On-chip variability impact simulation and analysis for circuit performance
Zhuo et al. A cross-layer approach for early-stage power grid design and optimization
Nazarian et al. Crosstalk analysis in nanometer technologies
Chen et al. Design methodology and protection strategy for ESD-CDM robust digital system design in 90-nm and 130-nm technologies
Lim et al. Characterization of interconnect process variation in CMOS using electrical measurements and field solver
Liao et al. Integration of CMP modeling in RC extraction and timing flow