Mousavi et al., 2021 - Google Patents
IC-based Antenna Switch Modeling and Robustness Evaluation for SEED ApplicationsMousavi et al., 2021
- Document ID
- 2172952978523649260
- Author
- Mousavi S
- Fellner G
- Pommerenke D
- Chandra S
- Shringarpure K
- Wong W
- Publication year
- Publication venue
- 2021 IEEE International Joint EMC/SI/PI and EMC Europe Symposium
External Links
Snippet
ESD discharges to antennas can damage the RF front end. In particular, antennas with highly inductive ground connections allow large ESD-induced voltages at their RF terminals. This work investigates the ESD properties of an RF switch used as an antenna tuner by …
- 238000011156 evaluation 0 title description 4
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
- H02H9/045—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere
- H02H9/046—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere responsive to excess voltage appearing at terminals of integrated circuits
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
- H02H9/06—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage using spark-gap arresters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/001—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing
- G01R31/002—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing where the device under test is an electronic circuit
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Meiguni et al. | Transient analysis of ESD protection circuits for high-speed ICs | |
Johnsson et al. | Study of system ESD codesign of a realistic mobile board | |
Li et al. | System-level modeling for transient electrostatic discharge simulation | |
JP2011071502A (en) | Method for designing integrated electronic circuit having esd protection and circuit obtained thereof | |
Wei et al. | An application of system level efficient ESD design for highspeed USB3. x interface | |
Zhou et al. | Transient response of ESD protection devices for a high-speed I/O interface | |
Mousavi et al. | IC-based Antenna Switch Modeling and Robustness Evaluation for SEED Applications | |
Kasthala et al. | Design and Development of Protective Coupling Interface for Characterizing the Residential Broadband PLC Channel | |
Xu et al. | Improved SEED Modeling of an ESD Discharge to a USB Cable | |
Bub et al. | Automotive high-speed interfaces: Future challenges for system-level HV-ESD protection and first-time-right design | |
CN104965141A (en) | Floating electronic equipment electric rapid transient pulse group protection method | |
M’Hamed et al. | Complete time-domain diode modeling: Application to off-chip and on-chip protection devices | |
Lim et al. | Generic electrostatic discharges protection solutions for RF and millimeter-wave applications | |
Wei et al. | System-level design for ESD protection on multiple IO interfaces | |
Bauer et al. | Prediction of the robustness of integrated circuits against EFT/BURST | |
Scholz et al. | Early evaluation of ESD robustness of RF ICs on system-level | |
Park et al. | System-level ESD noise induced by secondary discharges at voltage suppressor devices in a mobile product | |
Mousavi et al. | ESD Behavior of RF Switches and Importance of System Efficient ESD Design | |
Oezdamar et al. | Hybrid C-tuner IC for 40V/80V antenna aperture tuning applications | |
Zhang et al. | Transient Voltage Suppressor Diode Array Protection Circuits with Reducing Loading Effect under High-Power Microwave Pulse Injection | |
Schwingshackl et al. | Key Performance Parameters of ESD Protection Devices for High Speed I/O, RF and Monolithic Microwave Integrated Circuits | |
Liu et al. | A behavioral model for ESD self-protection RF switches in the SOI CMOS technology | |
Schrey | ESD protection characterization by an extended Wunsch-Bell plot | |
Notermans et al. | Predicting System Level ESD Performance. | |
Paek et al. | Detection circuits for system-level signal and power noises due to high-power electromagnetic pulses |