[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

de Figueiredo, 2012 - Google Patents

Synchronisation in high-performance integrated circuits

de Figueiredo, 2012

View PDF
Document ID
2099002862041400516
Author
de Figueiredo M
Publication year
Publication venue
PQDT-Global

External Links

Snippet

A distribui ção de um sinal relógio, com elevada precisão espacial (baixo skew) e temporal (baixo jitter), em sistemas sí ncronos de alta velocidade tem-se revelado uma tarefa cada vez mais demorada e complexa devido ao escalonamento da tecnologia. Com a diminuição …
Continue reading at core.ac.uk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay

Similar Documents

Publication Publication Date Title
Tam et al. Clock generation and distribution for the first IA-64 microprocessor
Charbon et al. Substrate noise: analysis and optimization for IC design
Fluhr et al. The 12-core power8™ processor with 7.6 tb/s io bandwidth, integrated voltage regulation, and resonant clocking
Guthaus et al. Revisiting automated physical synthesis of high-performance clock networks
Kang et al. On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures
Kim et al. A low-jitter mixed-mode DLL for high-speed DRAM applications
Xanthopoulos Clocking in modern VLSI systems
US20080129362A1 (en) Semiconductor device and method of designing semiconductor device
Mossa et al. Hardware trojans in 3-D ICs due to NBTI effects and countermeasure
Wolpert et al. Cores, cache, content, and characterization: IBM’s second generation 14-nm product, z15
Elboim et al. A clock-tuning circuit for system-on-chip
Kim et al. A supply-noise sensitivity tracking PLL in 32 nm SOI featuring a deep trench capacitor based loop filter
Qian et al. Subtractive router for tree-driven-grid clocks
Ye et al. Power consumption in XOR-based circuits
de Figueiredo Synchronisation in high-performance integrated circuits
de Paiva Leite FD-SOI technology opportunities for more energy efficient asynchronous circuits
Horne et al. Fast/sub 14/Technology: design technology for the automation of multi-gigahertz digital logic
YangGong et al. Asymmetric Frequency Locked Loop (AFLL) for adaptive clock generation in a 28nm SPARC M6 processor
Ghasemazar et al. Optimizing the power-delay product of a linear pipeline by opportunistic time borrowing
Miliozzi et al. Use of sensitivities and generalized substrate models in mixed-signal IC design
Anghel et al. On-Chip Ageing Monitoring and System Adaptation
Heck The impact of voltage scaling over delay elements with focus on post-silicon tests
Li High-Speed Clocking Deskewing Architecture
Ravi et al. Design and verification of high performance standard cells for clock network applications
Ravi Modeling and Simulation of Clock Distribution Networks using Delay-Locked Loops