[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Tikekar et al., 2013 - Google Patents

A 249-Mpixel/s HEVC video-decoder chip for 4K ultra-HD applications

Tikekar et al., 2013

View PDF
Document ID
1977857109598568658
Author
Tikekar M
Huang C
Juvekar C
Sze V
Chandrakasan A
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

High Efficiency Video Coding, the latest video standard, uses larger and variable-sized coding units and longer interpolation filters than H. 264/AVC to better exploit redundancy in video signals. These algorithmic techniques enable a 50% decrease in bitrate at the cost of …
Continue reading at dspace.mit.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H04N19/433—Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/436—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation using parallelised computational arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H04N19/17—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object
    • H04N19/176—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object the region being a block, e.g. a macroblock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Similar Documents

Publication Publication Date Title
Tikekar et al. A 249-Mpixel/s HEVC video-decoder chip for 4K ultra-HD applications
CN105684036B (en) Parallel hardware block processing assembly line and software block handle assembly line
US9351003B2 (en) Context re-mapping in CABAC encoder
Zhou et al. A 530 Mpixels/s 4096x2160@ 60fps H. 264/AVC high profile video decoder chip
Abeydeera et al. 4K real-time HEVC decoder on an FPGA
US9571846B2 (en) Data storage and access in block processing pipelines
Liu et al. A 125$\mu {\hbox {W}} $, Fully Scalable MPEG-2 and H. 264/AVC Video Decoder for Mobile Applications
US9270999B2 (en) Delayed chroma processing in block processing pipelines
US9292899B2 (en) Reference frame data prefetching in block processing pipelines
US9762919B2 (en) Chroma cache architecture in block processing pipelines
US20080267293A1 (en) Video Encoder Software Architecture for VLIW Cores
Huang et al. A 249Mpixel/s HEVC video-decoder chip for quad full HD applications
Zhou et al. A 1.59 Gpixel/s Motion Estimation Processor With $-$211 to+ 211 Search Range for UHDTV Video Encoder
Cheng et al. An in-place architecture for the deblocking filter in H. 264/AVC
US9218639B2 (en) Processing order in block processing pipelines
US9299122B2 (en) Neighbor context processing in block processing pipelines
Ding et al. A 212 MPixels/s 4096$\times $ 2160p multiview video encoder chip for 3D/quad full HDTV applications
Engelhardt et al. FPGA implementation of a full HD real-time HEVC main profile decoder
Huang et al. Memory-hierarchical and mode-adaptive HEVC intra prediction architecture for quad full HD video decoding
Wang et al. VLSI implementation of HEVC motion compensation with distance biased direct cache mapping for 8K UHDTV applications
WO2016033254A1 (en) Video encoder with context switching
Chiang et al. A QFHD 30-frames/s HEVC decoder design
Kim et al. Merge mode estimation for a hardware-based HEVC encoder
Tsai et al. Encoder hardware architecture for HEVC
CN109005410A (en) A kind of coefficient access method and device and machine readable media