[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Tonfat et al., 2015 - Google Patents

Energy efficient frame-level redundancy scrubbing technique for SRAM-based FPGAs

Tonfat et al., 2015

Document ID
1867585918124970634
Author
Tonfat J
Kastensmidt F
Reis R
Publication year
Publication venue
2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)

External Links

Snippet

Reliability is a major design constraint for critical applications. SRAM-based FPGAs are attractive to critical applications due to their high performance and flexibility. However, they are high susceptible to radiation effects such as soft errors. Memory scrubbing is an effective …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/44—Indication or identification of errors, e.g. for repair
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006—Current
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
US7576557B1 (en) Method and apparatus for mitigating one or more event upsets
Tonfat et al. Energy efficient frame-level redundancy scrubbing technique for SRAM-based FPGAs
Sari et al. Scrubbing-based SEU mitigation approach for Systems-on-Programmable-Chips
Su et al. An integrated ECC and redundancy repair scheme for memory reliability enhancement
Tonfat et al. Analyzing the effectiveness of a frame-level redundancy scrubbing technique for SRAM-based FPGAs
Nieuwland et al. Combinational logic soft error analysis and protection
Asadi et al. Analytical techniques for soft error rate modeling and mitigation of FPGA-based designs
Ceratti et al. On-chip aging sensor to monitor NBTI effect in nano-scale SRAM
Zhang et al. An adjustable and fast error repair scrubbing method based on xilinx essential bits technology for SRAM-based FPGA
El-Maleh et al. A finite state machine based fault tolerance technique for sequential circuits
Sterpone et al. Analysis of radiation-induced cross domain errors in TMR architectures on SRAM-based FPGAs
Keren et al. Characterization and mitigation of single-event transients in Xilinx 45-nm SRAM-based FPGA
Sterpone et al. A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs
Dsilva et al. Neutron SEE testing of the 65nm SmartFusion2 flash-based FPGA
Nidhin et al. Verification of fault tolerant techniques in finite state machines using simulation based fault injection targeted at FPGAs for SEU mitigation
Zhang et al. A fast scrubbing method based on triple modular redundancy for SRAM-Based FPGAs
Calin et al. Upset-tolerant cmos sram using current monitoring: Prototype and test experiments
Ceratti et al. Investigating the use of an on-chip sensor to monitor NBTI effect in SRAM
She et al. SET tolerant dynamic logic
Gericota et al. On-line self-healing of circuits implemented on reconfigurable FPGAs
Wali et al. A hybrid fault-tolerant architecture for highly reliable processing cores
Katsarou et al. Soft error immune latch under SEU related double-node charge collection
Nunes et al. Evaluating xilinx SEU controller macro for fault injection
Ngo et al. Towards a single event upset detector based on COTS FPGA
Wang et al. The reliability and availability analysis of SEU mitigation techniques in SRAM-based FPGAs