[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Andrew et al., 2014 - Google Patents

Pushing the performance boundaries of arm cortex-m processors for future embedded design

Andrew et al., 2014

View PDF
Document ID
18305060752263713696
Author
Andrew R
Datta M
Publication year
Publication venue
cadence, White Paper

External Links

Snippet

The ARM Cortex-M7 processor is the latest embedded processor by ARM specifically developed to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. The ARM Cortex-M7 processor has been …
Continue reading at picture.iczhiku.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3296—Power saving by lowering supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability

Similar Documents

Publication Publication Date Title
US8504967B2 (en) Configurable power switch cells and methodology
US8423946B1 (en) Circuitry having programmable power rails, architectures, apparatuses, and systems including the same, and methods and algorithms for programming and/or configuring power rails in an integrated circuit
KR20130084029A (en) Method of designing a system-on-chip including a tapless standard cell, designing system and system-on-chip
Kapoor et al. Digital systems power management for high performance mixed signal platforms
Vishnu et al. Clock tree synthesis techniques for optimal power and timing convergence in soc partitions
Pouiklis et al. Clock gating methodologies and tools: a survey
Gundu et al. Low leakage clock tree with dual-threshold-voltage split input–output repeaters
JP5630870B2 (en) Semiconductor integrated circuit layout method and program
Sun et al. Survey of FPGA low power design
Andrew et al. Pushing the performance boundaries of arm cortex-m processors for future embedded design
Fung et al. Slack allocation and routing to improve FPGA timing while repairing short-path violations
Chentouf et al. Power-aware hold optimization for ASIC physical synthesis
Ratkovic et al. Physical vs. physically-aware estimation flow: case study of design space exploration of adders
EP2429079B1 (en) Configurable power switch cells and methodology
Hu et al. Simultaneous time slack budgeting and retiming for dual-vdd FPGA power reduction
Chinnery Low power design automation
Ibro et al. DVFS Technique on a Zynq SoC-based System for Low Power Consumption
Xu et al. Decoupling capacitance design strategies for power delivery networks with power gating
Nguyen et al. A Low-Power ASIC Implementation of Multi-Core OpenSPARC T1 Processor on 90nm CMOS Process
Chinnery et al. Overview of the factors affecting the power consumption
Fan et al. An algorithm for reducing leakage power based on dual-threshold voltage technique
Kalargaris et al. Voltage scaling for 3-D ICs: When, how, and how much?
Siozios et al. A framework for supporting adaptive fault-tolerant solutions
Bsoul et al. A configurable architecture to limit inrush current in power-gated reconfigurable devices
Arora Low Power Design