[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Acar et al., 2017 - Google Patents

A high resolution DDFS design on VHDL using Bipartite Table Method

Acar et al., 2017

View PDF
Document ID
18128898300039420299
Author
Acar Y
Yaldiz E
Publication year
Publication venue
Periodicals of Engineering and Natural Sciences (PEN)

External Links

Snippet

In this study, a Look Up Table (LUT) based Direct Digital Frequency Synthesizer (DDFS) is designed on VHDL. Bipartite Table Method, an advance memory compression method, is used together with quadratic compression method. 23 mHz frequency resolution is achieved …
Continue reading at pdfs.semanticscholar.org (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/02—Digital function generators
    • G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers

Similar Documents

Publication Publication Date Title
CN110488228B (en) Linear frequency modulation signal generation method and device and storage medium
CN108710404B (en) Mixed signal generator
CN107561917A (en) Digit time converter system and method
Sharma et al. Design and implementation of a re-configurable versatile direct digital synthesis-based pulse generator
Rosenthal et al. All-digital single sideband (SSB) Bluetooth Low Energy (BLE) backscatter with an inductor-free, digitally-tuned capacitance modulator
Acar et al. A high resolution DDFS design on VHDL using Bipartite Table Method
Jeng et al. A novel ROM compression architecture for DDFS utilizing the parabolic approximation of equi-section division
Sun et al. An improved DRFM system based on digital channelized receiver
CN115826674A (en) Implementation method and system of clock signal generator with stepped frequency in millihertz level
Ibrahim et al. Hardware Implementation of 32‐Bit High‐Speed Direct Digital Frequency Synthesizer
Alkurwy et al. A low power memoryless ROM design architecture for a direct digital frequency synthesizer
Alkurwy et al. Implementation of low power compressed ROM for direct digital frequency synthesizer
Rosenthal et al. An all-digital 1.25 Mbps 5-subcarrier OFDM backscatter uplink with delta-sigma modulation for improved spurious-free dynamic range
CN109245729B (en) 8-path parallel 2Gsps digital mixer
Ryabov et al. A direct digital synthesizer of complex signals
Sodagar et al. Reduced-memory direct digital frequency synthesizer using parabolic initial guess
Langlois et al. Piecewise continuous linear interpolation of the sine function for direct digital frequency synthesis
Sujatha Performance improvement of QPSK modem implemented in FPGA
CN115166640B (en) Time domain Frank code signal generation method
Karpagavalli et al. Design of Direct Digital Frequency Synthesizer with the Technique of Segmenting in Quarter Wave
Bouzid et al. FPGA implementation of FHSS-FSK modulator
Parameshwara et al. Study of spectral purity dependence on sine-ROM size in a digitally controlled frequency synthesizer
Omran et al. Design and Simulation of High Spectral Purity Numerically Controlled Oscillator
CN113162618B (en) DDS infinite frequency hopping method and system
Wang An FPGA-based Spur-reduced numerically controlled oscillator