[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Atasoyu et al., 2019 - Google Patents

Sensing schemes for STT-MRAMs structured with high TMR in low RA MTJs

Atasoyu et al., 2019

View PDF
Document ID
18041304520005944587
Author
Atasoyu M
Altun M
Ozoguz S
Publication year
Publication venue
Microelectronics Journal

External Links

Snippet

In this work, we investigated the sensing challenges of spin-transfer torque MRAMs structured with perpendicular magnetic tunnel junctions with a high tunneling magnetoresistance ratio in a low resistance-area product. To overcome the problems of …
Continue reading at polen.itu.edu.tr (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write (R-W) circuits
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/067—Single-ended amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065—Differential amplifiers of latching type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/22—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including components using galvano-magnetic effects, e.g. Hall effects; using similar magnetic field effects
    • H01L27/222—Magnetic non-volatile memory structures, e.g. MRAM
    • H01L27/226—Magnetic non-volatile memory structures, e.g. MRAM comprising multi-terminal components, e.g. transistors
    • H01L27/228—Magnetic non-volatile memory structures, e.g. MRAM comprising multi-terminal components, e.g. transistors of the field-effect transistor type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/02—Details

Similar Documents

Publication Publication Date Title
Kang et al. In-memory processing paradigm for bitwise logic operations in STT–MRAM
Na et al. STT-MRAM sensing: a review
Sakimura et al. MRAM cell technology for over 500-MHz SoC
Kang et al. Separated precharge sensing amplifier for deep submicrometer MTJ/CMOS hybrid logic circuits
CN111316358A (en) MOS transistor offset cancellation differential current latch sense amplifier
US10192618B2 (en) Nonvolatile memory device and operating method thereof
US20130155761A1 (en) Magnetic memory device and reading method of magnetic memory device
Lee et al. R-mram: A rom-embedded stt mram cache
Jaiswal et al. Area-efficient nonvolatile flip-flop based on spin hall effect
Vatankhahghadim et al. A variation-tolerant MRAM-backed-SRAM cell for a nonvolatile dynamically reconfigurable FPGA
Seo et al. Spin-Hall magnetic random-access memory with dual read/write ports for on-chip caches
Na et al. Read disturbance reduction technique for offset-canceling dual-stage sensing circuits in deep submicrometer STT-RAM
Patel et al. 2T–1R STT-MRAM memory cells for enhanced on/off current ratio
Na et al. Data-cell-variation-tolerant dual-mode sensing scheme for deep submicrometer STT-RAM
Kim et al. A dual-domain dynamic reference sensing for reliable read operation in SOT-MRAM
Chang et al. PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory
Atasoyu et al. Sensing schemes for STT-MRAMs structured with high TMR in low RA MTJs
Ran et al. Read disturbance issue and design techniques for nanoscale STT-MRAM
Kang et al. Variation-tolerant high-reliability sensing scheme for deep submicrometer STT-MRAM
Gupta et al. Self-terminated write-assist technique for STT-RAM
Kim et al. Variation-tolerant sensing circuit for spin-transfer torque MRAM
Gupta et al. A low-power robust easily cascaded PentaMTJ-based combinational and sequential circuits
Fong et al. Low-power robust complementary polarizer STT-MRAM (CPSTT) for on-chip caches
Bagheriye et al. A novel sensing circuit with large sensing margin for embedded spin-transfer torque MRAMs
Mojumder et al. Dual pillar spin-transfer torque MRAMs for low power applications