Shringarpure et al., 2014 - Google Patents
Effect of narrow power fills on PCB PDN noiseShringarpure et al., 2014
- Document ID
- 17839433787293946182
- Author
- Shringarpure K
- Zhao B
- Archambeault B
- Ruehli A
- Fan J
- Drewniak J
- Publication year
- Publication venue
- 2014 IEEE International Symposium on Electromagnetic Compatibility (EMC)
External Links
Snippet
The printed circuit board (PCB) power delivery network (PDN) performance has become critical with the reducing margins on power noise. This paper deals with a specific question about the size of the power area fill used to route the power current from the dc regulator to …
- 230000000694 effects 0 title abstract description 15
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, and noise or electromagnetic interference
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09309—Core having two or more power planes; Capacitive laminate of two power planes
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7895540B2 (en) | Multilayer finite difference methods for electrical modeling of packages and printed circuit boards | |
Shringarpure et al. | Formulation and network model reduction for analysis of the power distribution network in a production-level multilayered printed circuit board | |
Shringarpure et al. | On finding the optimal number of decoupling capacitors by minimizing the equivalent inductance of the PCB PDN | |
Engin et al. | Finite-difference modeling of noise coupling between power/ground planes in multilayered packages and boards | |
Zhao et al. | Analytical PDN voltage ripple calculation using simplified equivalent circuit model of PCB PDN | |
Fan et al. | Lumped-circuit model extraction for vias in multilayer substrates | |
Zhao et al. | System level power integrity analysis with physics-based modeling methodology | |
Li et al. | Accurate and efficient computation of power plane pair inductance | |
Shringarpure et al. | Effect of narrow power fills on PCB PDN noise | |
EP1295516B1 (en) | Bypass capacitor methods for achieving a desired value of electrical impedance between parallel planar conductors of an electrical power distribution structure, and associated electrical power distribution structures | |
Na et al. | The effects of on-chip and package decoupling capacitors and an efficient ASIC decoupling methodology | |
Cho et al. | Modeling and analysis of package PDN for computing system based on cavity model | |
Joo et al. | Analysis of switching voltage regulator noise coupling to a high-speed signal | |
Choi et al. | An effective modeling method for multi-scale and multilayered power/ground plane structures | |
Ding et al. | Equivalent inductance analysis and quantification for PCB PDN design | |
Zhao et al. | Transient simulation for power integrity using physics based circuit modeling | |
Cao et al. | Top-layer inductance extraction for the pre-layout power integrity using the physics-based model size reduction (PMSR) method | |
Di Febo et al. | Impact of planar electromagnetic band-gap structures on IR-DROP and signal integrity in high speed printed circuit boards | |
Park et al. | Design and Analysis of Power Integrity of DDR5 Dual In-Line Memory Modules | |
Fizeşan et al. | Power integrity design tips to minimize the effects of mounting inductance of decoupling capacitors | |
Bharath et al. | Signal and power integrity co-simulation for multi-layered system on package modules | |
Jiao et al. | Efficient full-wave characterization of discrete high-density multiterminal decoupling capacitors for high-speed digital systems | |
Engin et al. | Modeling of multilayered packages and boards using modal decomposition and finite difference methods | |
US20090112558A1 (en) | Method for simultaneous circuit board and integrated circuit switching noise analysis and mitigation | |
Kamran et al. | Board-Level Power Integrity Analysis for Complex High-Speed Printed Circuit Boards |