[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Karras et al., 2014 - Google Patents

Designing protocol processing systems with Vivado high-level synthesis

Karras et al., 2014

View PDF
Document ID
17775518495559130387
Author
Karras K
Hrica J
Publication year
Publication venue
Xilinx application note XAPP1209(v1. 0.1)

External Links

Snippet

This application note describes how the Vivado® High-Level Synthesis (HLS) tool enables higher productivity in protocol processing designs by providing abstractions in critical areas. This simplifies designs and makes them less error-prone. While the basics of implementing …
Continue reading at m.alegre-web.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogramme communication; Intertask communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/70—Software maintenance or management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
    • H04L69/08—Protocols for interworking or protocol conversion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance or administration or management of packet switching networks
    • H04L41/02—Arrangements for maintenance or administration or management of packet switching networks involving integration or standardization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit

Similar Documents

Publication Publication Date Title
Hauser et al. A survey on data plane programming with p4: Fundamentals, advances, and applied research
AU2017202110B2 (en) Runtime creation, assignment, deployment and updating of arbitrary radio waveform techniques for a radio waveform generation device
US9075624B2 (en) Compilation of system designs
Herber et al. Transforming SystemC transaction level models into UPPAAL timed automata
Zhao et al. Constellation: an open-source SoC-capable NoC generator
Karras et al. Designing protocol processing systems with Vivado high-level synthesis
Bucknall et al. Zypr: End-to-end build tool and runtime manager for partial reconfiguration of fpga socs at the edge
US11270051B1 (en) Model-based design and partitioning for heterogeneous integrated circuits
Rubow et al. Chimpp: A click-based programming and simulation environment for reconfigurable networking hardware
CN105843993B (en) IP generation method and tool
Aulagnier et al. SoC/SoPC development using MDD and MARTE profile
Hashmi et al. Design and use of a system-level specification and verification methodology
Mück et al. Seamless integration of HW/SW components in a HLS-based SoC design environment
de Lima et al. Evaluation of SNMP-like protocol to manage a NoC emulation platform
Moreira et al. BaBaNoC: an asynchronous network-on-chip described in Balsa
Grasset et al. Automatic generation of component wrappers by composition of hardware library elements starting from communication service specification
Kumar et al. An automated high-level design framework for partially reconfigurable FPGAs
Novák Simulation of network structures
Fitzpatrick SystemVerilog for VHDL users
Khosravi et al. Using coordinated actors to model families of distributed systems
Zhenxin et al. A UML-based approach for heterogeneous IP integration
Sanchez et al. Integration of domain-specific models into a mda framework for time-critical embedded systems
Räbinä Creating a reusable FPGA programming model architecture for 5G layer 1
Guimarães et al. Enabling Programmable Data Planes with C++ and High-Level Synthesis for Custom Packet Forwarding
Merlini Practical Debug for Dataflow Computations on One or More FPGAs