Savvopoulos et al. - Google Patents
Prototyping and Testing of the Secure Digital InterfaceSavvopoulos et al.
View PDF- Document ID
- 1742113073207532301
- Author
- Savvopoulos P
- Varsamou M
- Antonakopoulos T
External Links
Snippet
Secure Digital (SD) is one of the most popular interfaces used in storage and other peripheral devices in a wide range of consumer products. This paper presents the prototyping of a SD interface module, analyzes its architecture and describes the used …
- 230000002093 peripheral 0 abstract description 29
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Programme control for peripheral devices
- G06F13/12—Programme control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Programme control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
- G06F2003/0692—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers digital I/O from or to direct access storage devices, e.g. magnetic, optical, magneto-optical disc
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/86—Hardware-Software co-design
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7353162B2 (en) | Scalable reconfigurable prototyping system and method | |
US7340693B2 (en) | System for designing re-programmable digital hardware platforms | |
US7072825B2 (en) | Hierarchical, network-based emulation system | |
KR100434240B1 (en) | Apparatus and method for in-circuit emulation using high-level programming language | |
US6829751B1 (en) | Diagnostic architecture using FPGA core in system on a chip design | |
US8543976B1 (en) | Generation of multi-domain code from a graphical program | |
CN105008943A (en) | Tester with acceleration for packet building within FPGA block | |
JPH0773066A (en) | Method and apparatus for constitution of memory circuit | |
EP0685803A2 (en) | Electrical device adapter and method of producing the same | |
US7130788B2 (en) | Emulation components and system including distributed event monitoring, and testing of an IC design under emulation | |
CN111722968A (en) | Hardware debugging method, device and system and readable storage medium | |
US20060212768A1 (en) | Verification circuitry for master-slave system | |
CN109407655B (en) | Method and device for debugging chip | |
US11675959B2 (en) | Point-to-point module connection interface for integrated circuit generation | |
CN117076337B (en) | Data transmission method and device, electronic equipment and readable storage medium | |
US6868545B1 (en) | Method for re-using system-on-chip verification software in an operating system | |
CN113326670A (en) | Prototype verification system, method, processing unit and equipment | |
Savvopoulos et al. | Prototyping and Testing of the Secure Digital Interface | |
Tan et al. | Complexity and Performance Evaluation of Two Partial Reconfiguration Interfaces on FPGAs: A Case Study. | |
Vasilko et al. | Improving simulation accuracy in design methodologies for dynamically reconfigurable logic systems | |
Robinson et al. | E.," Reconfigurable Computer Array: The Bridge between High Speed Sensors and Low Speed Computing | |
CN114328342A (en) | Novel program control configuration method for PCIe heterogeneous accelerator card | |
CN113176861B (en) | Method and device for realizing memory access and memory | |
Bellows | High-visibility debug-by-design for FPGA platforms | |
Grassi et al. | SiLLis: A Simplified Language for Monitoring and Debugging of Reconfigurable Systems. |