[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Lin et al., 2023 - Google Patents

Routability-Driven Orientation-Aware Analytical Placement for System in Package

Lin et al., 2023

Document ID
17440938097797944966
Author
Lin J
Tsai T
Shen R
Publication year
Publication venue
2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)

External Links

Snippet

As the challenge of advanced process in ICs increases, system in package (SiP for short) has played a more important role in the semiconductor industry. SiP has several advantages such as heterogeneous integration, lower manufacturing and development cost, and better …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/08—Multi-objective optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/04—CAD in a network environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/64—Structured ASICs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/74—Symbolic schematics

Similar Documents

Publication Publication Date Title
Kahng et al. VLSI physical design: from graph partitioning to timing closure
US8949760B2 (en) Automatically routing nets with variable spacing
US20190211475A1 (en) Method and apparatus for performing layout designs using stem cells
US8788999B1 (en) Automatic routing system with variable width interconnect
US7530040B1 (en) Automatically routing nets according to current density rules
US8332805B1 (en) Automatically routing nets according to parasitic constraint rules
US11709987B2 (en) Method and system for generating layout design of integrated circuit
US11853675B2 (en) Method for optimizing floor plan for an integrated circuit
US11030383B2 (en) Integrated device and method of forming the same
CN107918694A (en) Method for reducing the delay on integrated circuit
US9213793B1 (en) Methods, systems, and articles of manufacture for implementing electronic designs using flexible routing tracks
Martins et al. Analog Integrated Circuit Design Automation
US7373628B1 (en) Method of automatically routing nets using a Steiner tree
Lin et al. Routability-Driven Orientation-Aware Analytical Placement for System in Package
EP4220471A1 (en) Method of designing layout of semiconductor integrated circuit and design system performing same
Chakravarthi et al. Floor Plan and Placement of SoC Design
Σκετόπουλος 3D IC CAD Placement flows and algorithms yielding improved PPA
Lienig et al. Methodologies for Physical Design: Models, Styles, Tasks, and Flows
JP2013084211A (en) Automatic-laying wiring program for semiconductor device, automatic-laying wiring device, and automatic-laying wiring method
Chakravarthi et al. SoC Physical Design Flow and Algorithms
Pravin et al. Implement a PnR Flow to Boost the Pin Density in Block Level Chip Design
Kim Robust Physical Design and Design Technology Co-Optimization Methodologies at Advanced VLSI Technology
Kahng et al. Chip Planning
Lin A Grid-Based Routing Algorithm for Customized Peripheral Circuits of SRAM System
Braasch et al. Model-based verification and analysis for 65/45nm physical design