[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Lieske et al., 2018 - Google Patents

Multi-level memristive voltage divider: Programming scheme trade-offs

Lieske et al., 2018

Document ID
17217412130291292277
Author
Lieske T
Biglari M
Fey D
Publication year
Publication venue
Proceedings of the International Symposium on Memory Systems

External Links

Snippet

Exploiting multi-level cell (MLC) in distributed memristor-based applications not only increases the memory density by providing multi-bit memory elements, but also enables efficient implementation of signed-digit (SD) arithmetic circuits with multi-value registers. As …
Continue reading at dl.acm.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0064—Verifying circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0061—Timing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements comprising amorphous/crystalline phase transition cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements comprising metal oxide memory material, e.g. perovskites
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5692—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency read-only digital stores using storage elements with more than two stable states
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5641—Multilevel memory having cells with different number of storage levels
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group

Similar Documents

Publication Publication Date Title
Chen et al. Design and optimization of FeFET-based crossbars for binary convolution neural networks
Kvatinsky et al. VTEAM: A general model for voltage-controlled memristors
Kvatinsky et al. MRL—Memristor ratioed logic
Le et al. Resistive RAM with multiple bits per cell: Array-level demonstration of 3 bits per cell
US10860292B2 (en) Device and method for generating random numbers
US11024379B2 (en) Methods and systems for highly optimized memristor write process
Rabbani et al. A multilevel memristor–CMOS memory cell as a ReRAM
Shim et al. Impact of read disturb on multilevel RRAM based inference engine: Experiments and model prediction
Wang et al. A compact scheme of reading and writing for memristor-based multivalued memory
CN105825891B (en) Memory device and operation method thereof
Ramadan et al. Adaptive programming in multi-level cell ReRAM
Reuben et al. A time-based sensing scheme for multi-level cell (mlc) resistive ram
Irmanova et al. Multi-level memristive memory with resistive networks
Lieske et al. Multi-level memristive voltage divider: Programming scheme trade-offs
Freye et al. Memristive devices for time domain compute-in-memory
Alayan et al. Switching event detection and self-termination programming circuit for energy efficient reram memory arrays
Ntinas et al. Memristor-based probabilistic cellular automata
US11158370B2 (en) Memristive bit cell with switch regulating components
Esmanhotto et al. Experimental demonstration of Single-Level and Multi-Level-Cell RRAM-based In-Memory Computing with up to 16 parallel operations
Sahoo et al. Nanoionic memristor equipped arithmetic logic unit using VTEAM model
Berikaa et al. Multi-bit RRAM transient modelling and analysis
Hosseinzadeh et al. Optimizing multi-level ReRAM memory for low latency and low energy consumption
Levy et al. EMBER: Efficient Multiple-Bits-Per-Cell Embedded RRAM Macro for High-Density Digital Storage
Nielen et al. Memristive Sorting Networks Enabled by Electrochemical Metallization Cells.
CN112071346A (en) 3D cross array structure based on memristor cluster