Jasielski et al., 2014 - Google Patents
Hybrid DPWM implementation using coarse and fine programmable ADLLJasielski et al., 2014
- Document ID
- 1720446348052567454
- Author
- Jasielski J
- Kuta S
- Machowski W
- Kołodziejski W
- Publication year
- Publication venue
- Microelectronics Journal
External Links
Snippet
In the paper we propose a novel architecture and implementation of 11-bit Digital Pulse Width Modulator (DPWM) circuit based on previously known building blocks. Linearized Class-AD Double-sided (LADD) algorithm has been used to calculate the DPWM signals of …
- 230000000051 modifying 0 abstract description 42
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation Duty cycle modulation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/331—Sigma delta modulation being used in an amplifying circuit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10895850B1 (en) | Mixed-domain circuit with differential domain-converters | |
CN102545908B (en) | Sigma-delta modulator with stable chopped wave | |
JP5227435B2 (en) | Integrated circuit, communication unit and method for improved amplitude resolution of RF-DAC | |
GB2459304A (en) | A modulator for a switching power supply with a rapidly varying output | |
JP2009528015A (en) | Self-correcting digital pulse width modulator (DPWM) | |
JP2010521925A (en) | Digital pulse width modulator based on asymmetric self-oscillation circuit | |
JP2014217064A (en) | Time-to-digital conversion using analog dithering | |
JP4566566B2 (en) | Power amplifier | |
Trescases et al. | A segmented digital pulse width modulator with self-calibration for low-power SMPS | |
US7554372B1 (en) | Digital dead-time controller for pulse width modulators | |
US8130048B2 (en) | Local oscillator | |
Park et al. | All-digital ΔΣ TDC with differential bi-directional gated-delay-line time integrator | |
De Caro et al. | A 3.3 GHz spread-spectrum clock generator supporting discontinuous frequency modulations in 28 nm CMOS | |
Jasielski et al. | Hybrid DPWM implementation using coarse and fine programmable ADLL | |
US20110270427A1 (en) | Digital/analog convertor and digital audio processing circuit adopting the same | |
Kao et al. | A low-power and high-precision spread spectrum clock generator for serial advanced technology attachment applications using two-point modulation | |
Nuyts et al. | Continuous-time digital design techniques | |
Sun et al. | A 951-fs rms period jitter 3.2% modulation range in-band modulation spread-spectrum clock generator | |
Hati et al. | A fast and efficient constant loop bandwidth with proposed PFD and pulse swallow divider circuit in ΔΣ fractional-N PLL frequency synthesizer | |
de León et al. | Analysis and implementation of low-cost FPGA-based digital pulse-width modulators | |
Su et al. | TAFA: Design automation of analog mixed-signal FIR filters using time approximation architecture | |
Cheng et al. | A high‐resolution hybrid digital pulse width modulator with dual‐edge‐triggered flip‐flops and hardware compensation | |
EP2528230B1 (en) | Signal processing | |
Jasielski et al. | Double edge class BD hybrid DPWM implementation using linearized LBDD algorithm | |
Hsu | Techniques for high-performance digital frequency synthesis and phase control. |