[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Nachtergaele et al., 1998 - Google Patents

System-level power optimization of video codecs on embedded cores: a systematic approach

Nachtergaele et al., 1998

View PDF
Document ID
16869588468230808679
Author
Nachtergaele L
Moolenaar D
Vanhoof B
Catthoor F
De Man H
Publication year
Publication venue
Journal of VLSI signal processing systems for signal, image and video technology

External Links

Snippet

A battery powered multimedia communication device requires a very energy efficient implementation. The required efficiency can only be acquired by careful optimization at all levels of the design. System-level power optimizations have a dramatic impact on the overall …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Similar Documents

Publication Publication Date Title
Nachtergaele et al. System-level power optimization of video codecs on embedded cores: a systematic approach
US5978509A (en) Low power video decoder system with block-based motion compensation
CN105684036B (en) Parallel hardware block processing assembly line and software block handle assembly line
US20150092834A1 (en) Context re-mapping in cabac encoder
Abeydeera et al. 4K real-time HEVC decoder on an FPGA
US9571846B2 (en) Data storage and access in block processing pipelines
CN108701347A (en) Method and apparatus for multi-format lossless compression
WO2016032765A1 (en) Chroma cache architecture in block processing pipelines
Catthoor et al. System-level transformations for low power data transfer and storage
Brockmeyer et al. Low power memory storage and transfer organization for the MPEG-4 full pel motion estimation on a multimedia processor
Chimienti et al. VLSI architecture for a low-power video codec system
Dias et al. Adaptive motion estimation processor for autonomous video devices
Fleming et al. H. 264 decoder: A case study in multiple design points
CATTHOOR et al. System-level power optimization of video codecs on embedded cores: a systematic approach.
Doan et al. Multi-asip based parallel and scalable implementation of motion estimation kernel for high definition videos
Stolberg et al. HiBRID-SoC: A multi-core SoC architecture for multimedia signal processing
Zrida et al. High level optimized parallel specification of a H. 264/AVC video encoder
Kulkarni et al. System-level energy-delay exploration for multimedia applications on embedded cores with hardware cache
Denolf et al. Low-power MPEG-4 video encoder design
Denolf et al. Memory efficient design of an MPEG-4 video encoder for FPGAs
Llopis et al. A low-cost and low-power multi-standard video encoder
Dias et al. Reconfigurable architectures and processors for real-time video motion estimation
Kougia et al. Analytical exploration of power efficient data-reuse transformations on multimedia applications
Moch et al. HIBRID-SOC: a multi-core architecture for image and video applications
Dutta VLSI issues and architectural trade-offs in advanced video signal processors